DE3786178D1 - Schaltung zum angleichen der signalverzoegerungszeiten. - Google Patents

Schaltung zum angleichen der signalverzoegerungszeiten.

Info

Publication number
DE3786178D1
DE3786178D1 DE8787300348T DE3786178T DE3786178D1 DE 3786178 D1 DE3786178 D1 DE 3786178D1 DE 8787300348 T DE8787300348 T DE 8787300348T DE 3786178 T DE3786178 T DE 3786178T DE 3786178 D1 DE3786178 D1 DE 3786178D1
Authority
DE
Germany
Prior art keywords
circuit
operable
adjusting
signal delay
delay times
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE8787300348T
Other languages
English (en)
Other versions
DE3786178T2 (de
Inventor
David P Chengson
William H Wang
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tandem Computers Inc
Original Assignee
Tandem Computers Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US06/889,439 external-priority patent/US5041747A/en
Application filed by Tandem Computers Inc filed Critical Tandem Computers Inc
Application granted granted Critical
Publication of DE3786178D1 publication Critical patent/DE3786178D1/de
Publication of DE3786178T2 publication Critical patent/DE3786178T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05FSYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F1/00Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
    • G05F1/10Regulating voltage or current
    • G05F1/46Regulating voltage or current wherein the variable actually regulated by the final control device is dc
    • G05F1/462Regulating voltage or current wherein the variable actually regulated by the final control device is dc as a function of the requirements of the load, e.g. delay, temperature, specific voltage/current characteristic
    • G05F1/466Sources with reduced influence on propagation delay
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003Modifications for increasing the reliability for protection
    • H03K19/00323Delay compensation
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/082Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using bipolar transistors
    • H03K19/086Emitter coupled logic

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Radar, Positioning & Navigation (AREA)
  • Automation & Control Theory (AREA)
  • Electromagnetism (AREA)
  • Power Engineering (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Logic Circuits (AREA)
  • Electronic Switches (AREA)
DE19873786178 1986-01-16 1987-01-16 Schaltung zum angleichen der signalverzoegerungszeiten. Expired - Fee Related DE3786178T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US81978986A 1986-01-16 1986-01-16
US06/889,439 US5041747A (en) 1986-07-23 1986-07-23 Delay regulation circuit

Publications (2)

Publication Number Publication Date
DE3786178D1 true DE3786178D1 (de) 1993-07-22
DE3786178T2 DE3786178T2 (de) 1993-09-23

Family

ID=27124393

Family Applications (1)

Application Number Title Priority Date Filing Date
DE19873786178 Expired - Fee Related DE3786178T2 (de) 1986-01-16 1987-01-16 Schaltung zum angleichen der signalverzoegerungszeiten.

Country Status (3)

Country Link
EP (1) EP0229726B1 (de)
AU (1) AU591747B2 (de)
DE (1) DE3786178T2 (de)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4980586A (en) * 1987-10-07 1990-12-25 Tektronix, Inc. Digital integrated circuit propagation delay regulator
US5237224A (en) * 1990-10-11 1993-08-17 International Business Machines Corporation Variable self-correcting digital delay circuit
JP2547909B2 (ja) * 1990-10-11 1996-10-30 インターナショナル・ビジネス・マシーンズ・コーポレイション 可変自己補正ディジタル遅延回路

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4346343A (en) * 1980-05-16 1982-08-24 International Business Machines Corporation Power control means for eliminating circuit to circuit delay differences and providing a desired circuit delay
DE3483576D1 (de) * 1983-12-09 1990-12-13 Fujitsu Ltd Tor-schaltungsanordnung.
US4577125A (en) * 1983-12-22 1986-03-18 Advanced Micro Devices, Inc. Output voltage driver with transient active pull-down

Also Published As

Publication number Publication date
DE3786178T2 (de) 1993-09-23
AU591747B2 (en) 1989-12-14
EP0229726A1 (de) 1987-07-22
AU6755687A (en) 1987-07-23
EP0229726B1 (de) 1993-06-16

Similar Documents

Publication Publication Date Title
ATE155943T1 (de) Cmos-taktgeberanordnung
KR900010986A (ko) 회로접속 구성물 및 그것을 이용한 접속방법 및 반도체 칩의 접속구조
KR900015344A (ko) 단일의 집적회로칩에 고압 및 저압 cmos 트랜지스터를 형성하는 공정
EP0367006A3 (de) Vorrichtung zum Erzeugen einer Referenzspannung für einen eine kapazitive Bootstrapschaltung enthaltenden Schalter
KR900008662A (ko) 기판바이어스 발생회로
SE8403167D0 (sv) Spenningsregulator
KR860005446A (ko) 메모리 테스트 패턴 발생회로를 포함한 반도체 장치
KR850007157A (ko) 반도체 집적 회로장치
DE3169410D1 (en) Circuit for use on an lsi chip and for measuring the turn-on and turn-off delays of a logic circuit on said chip
EP0270296A3 (de) Halbleiter-Logikschaltung
KR860006135A (ko) 직렬 데이타 입출력 회로를 갖춘 반도체 메모리장치
DE3786178D1 (de) Schaltung zum angleichen der signalverzoegerungszeiten.
ATE139069T1 (de) Stromsenke
ATE68646T1 (de) Emittergekoppelte logische schaltungen.
KR860004463A (ko) 반도체집적회로의 신호전송회로
EP0375998A3 (de) Transienten-Unterdrückungsschaltung mit niedrigem Leistungsverbrauch
ES454308A1 (es) Una etapa de potencia mas perfeccionada para generar senalesde reloj de doble fase sin solape.
FR2349231A1 (fr) Dispositif generateur de signaux periodiques et puissance elevee,a frequence variable et haut rendement,et systeme muni d'un tel dispositif
JPS5319760A (en) Integrated circuit device
JPS51117886A (en) Large scale semiconductor integrated circuit
EP0321244A3 (de) Integrierte Halbleiterschaltung für Telefon
JPS57103414A (en) Current source circuit
EP0395070A3 (de) Integrierte Gattermatrixhalbleiterschaltung
JPS5387186A (en) Semiconductor ingegrated circuit device
JPS53120288A (en) Constant voltage semiconductor device

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee