DE3784998D1 - Verfahren zur steuerung des prozessorzugriffs zu eingangs/ausgangselementen. - Google Patents

Verfahren zur steuerung des prozessorzugriffs zu eingangs/ausgangselementen.

Info

Publication number
DE3784998D1
DE3784998D1 DE8787115342T DE3784998T DE3784998D1 DE 3784998 D1 DE3784998 D1 DE 3784998D1 DE 8787115342 T DE8787115342 T DE 8787115342T DE 3784998 T DE3784998 T DE 3784998T DE 3784998 D1 DE3784998 D1 DE 3784998D1
Authority
DE
Germany
Prior art keywords
input
output elements
controlling processor
processor access
access
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE8787115342T
Other languages
English (en)
Other versions
DE3784998T2 (de
Inventor
Fred Poole
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Application granted granted Critical
Publication of DE3784998D1 publication Critical patent/DE3784998D1/de
Publication of DE3784998T2 publication Critical patent/DE3784998T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
DE87115342T 1986-11-12 1987-10-20 Verfahren zur Steuerung des Prozessorzugriffs zu Eingangs/Ausgangselementen. Expired - Fee Related DE3784998T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US06/929,284 US4812968A (en) 1986-11-12 1986-11-12 Method for controlling processor access to input/output devices

Publications (2)

Publication Number Publication Date
DE3784998D1 true DE3784998D1 (de) 1993-04-29
DE3784998T2 DE3784998T2 (de) 1993-09-30

Family

ID=25457604

Family Applications (1)

Application Number Title Priority Date Filing Date
DE87115342T Expired - Fee Related DE3784998T2 (de) 1986-11-12 1987-10-20 Verfahren zur Steuerung des Prozessorzugriffs zu Eingangs/Ausgangselementen.

Country Status (4)

Country Link
US (1) US4812968A (de)
EP (1) EP0267464B1 (de)
JP (1) JPH0619750B2 (de)
DE (1) DE3784998T2 (de)

Families Citing this family (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2587434B2 (ja) * 1987-11-13 1997-03-05 株式会社日立製作所 データの入出力処理方法
US5274809A (en) * 1988-05-26 1993-12-28 Hitachi, Ltd. Task execution control method for a multiprocessor system with enhanced post/wait procedure
US5253345A (en) * 1988-07-07 1993-10-12 Sears, Roebuck & Co. Point of sale register system
DE68927540T2 (de) * 1988-08-25 1997-04-24 Canon Kk Datenverarbeitungsgerät
US5481707A (en) * 1991-05-19 1996-01-02 Unisys Corporation Dedicated processor for task I/O and memory management
US5428796A (en) * 1992-08-26 1995-06-27 International Business Machines Corporation System and method for regulating access to direct access storage devices in data processing systems
JPH06314232A (ja) * 1993-05-06 1994-11-08 Mitsubishi Electric Corp メモリ切替制御回路
EP0986007A3 (de) * 1993-12-01 2001-11-07 Marathon Technologies Corporation Verfahren zur Isolierung von Ein-/Ausgabeanforderungen
DE4344471A1 (de) * 1993-12-21 1995-08-17 Francotyp Postalia Gmbh Verfahren und Anordnung zur Erzeugung und Überprüfung eines Sicherheitsabdruckes
CA2137167C (en) * 1993-12-22 1999-09-21 Tony J. Brice Data management method and architecture
US5671441A (en) * 1994-11-29 1997-09-23 International Business Machines Corporation Method and apparatus for automatic generation of I/O configuration descriptions
DE19503546A1 (de) * 1995-02-03 1996-08-08 Basf Ag Wasserlösliche oder wasserdispergierbare Pfropfpolymerisate, Verfahren zu ihrer Herstellung und ihre Verwendung
US5768620A (en) * 1996-04-09 1998-06-16 International Business Machines Corporation Variable timeout method in a missing-interrupt-handler for I/O requests issued by the same operating system
US5790397A (en) 1996-09-17 1998-08-04 Marathon Technologies Corporation Fault resilient/fault tolerant computing
US5896523A (en) * 1997-06-04 1999-04-20 Marathon Technologies Corporation Loosely-coupled, synchronized execution
US7031989B2 (en) * 2001-02-26 2006-04-18 International Business Machines Corporation Dynamic seamless reconfiguration of executing parallel software
FR2829253A1 (fr) * 2001-08-31 2003-03-07 Koninkl Philips Electronics Nv Controle d'acces dynamique d'une fonction a ressource collective
US20060020720A1 (en) * 2004-07-23 2006-01-26 Lsi Logic Corporation Multi-controller IO shipping
WO2008025575A1 (en) * 2006-08-28 2008-03-06 International Business Machines Corporation A method for improving transfer of event logs for replication of executing programs
CN101446909B (zh) * 2007-11-30 2011-12-28 国际商业机器公司 用于管理任务事件的方法和系统
US10481828B2 (en) * 2017-10-10 2019-11-19 Seagate Technology, Llc Slow drive detection

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3593302A (en) * 1967-03-31 1971-07-13 Nippon Electric Co Periphery-control-units switching device
IT998437B (it) * 1973-08-22 1976-01-20 Honeywell Inf Systems Sistema di accesso a scansione ciclica variabile delle richieste di interruzione
US4130864A (en) * 1976-10-29 1978-12-19 Westinghouse Electric Corp. Priority selection circuit for multiported central functional unit with automatic priority reduction on excessive port request
US4191997A (en) * 1978-04-10 1980-03-04 International Business Machines Corporation Circuits and methods for multiple control in data processing systems
US4232294A (en) * 1979-04-30 1980-11-04 Control Data Corporation Method and apparatus for rotating priorities between stations sharing a communication channel
FR2470412B1 (fr) * 1979-11-19 1986-10-03 Bull Sa Procede et dispositif de comptabilisation et de gestion des evenements asynchrones emis par des appareils peripheriques dans un systeme de traitement de donnees
US4385382A (en) * 1980-09-29 1983-05-24 Honeywell Information Systems Inc. Communication multiplexer having a variable priority scheme using a read only memory
US4396984A (en) * 1981-03-06 1983-08-02 International Business Machines Corporation Peripheral systems employing multipathing, path and access grouping
US4470112A (en) * 1982-01-07 1984-09-04 Bell Telephone Laboratories, Incorporated Circuitry for allocating access to a demand-shared bus
JPS593530A (ja) * 1982-06-30 1984-01-10 Fujitsu Ltd Ｉ／ｏ制御装置
JPS595331A (ja) * 1982-06-30 1984-01-12 Fujitsu Ltd 磁気デイスク・サブシステムにおける待ち合せ方式
US4675812A (en) * 1983-02-14 1987-06-23 International Business Machines Corp. Priority circuit for channel subsystem having components with diverse and changing requirement for system resources
US4603382A (en) * 1984-02-27 1986-07-29 International Business Machines Corporation Dynamic buffer reallocation

Also Published As

Publication number Publication date
EP0267464A2 (de) 1988-05-18
JPH0619750B2 (ja) 1994-03-16
JPS63128457A (ja) 1988-06-01
DE3784998T2 (de) 1993-09-30
US4812968A (en) 1989-03-14
EP0267464B1 (de) 1993-03-24
EP0267464A3 (en) 1990-01-31

Similar Documents

Publication Publication Date Title
DE3784998D1 (de) Verfahren zur steuerung des prozessorzugriffs zu eingangs/ausgangselementen.
DE3852904D1 (de) Eingangs-/Ausgangssystem für Multiprozessoren.
DE3688759D1 (de) Ein-/ausgabe-steuerungssystem.
HK63596A (en) Instruction input system for electronic processor
DE3687367D1 (de) Ein/ausgabe-steuerungssystem.
FI891394A0 (fi) Vattenreningsanordning med inloppstratt.
DE3788354D1 (de) Eingangs-/ausgangssteuerungstechnik.
DK444988A (da) Indgangs/udgangskredsloeb
DK198588A (da) Fremgangsmaade til behandling af spildevand
EP0271276A3 (en) Touchscreen input validation system
DE3750515D1 (de) Verfahren zur Zugriffssteuerung einer Datenbasis.
DK530287D0 (da) Fremgangsmaade til behandling af spildevand
KR880701905A (ko) 다이나믹 시스템을 제어하기 위한 방법
BE895128A (fr) Systeme de compostage de boues controle
KR880700699A (ko) 프레스 제어 방법
DE3786427D1 (de) Vorrichtung zur eingabesteuerung.
DE3772684D1 (de) Abfallverarbeitungssystem.
DE3770397D1 (de) Einrichtung zur ein- und ausgabe von blaettern.
MX159205A (es) Metodo mejorado de conversion catalitica de hidrocarburos en etapas multiples
DE3780335D1 (de) Prozesssteuerungssystem und -verfahren.
KR880700960A (ko) 도형 입력 방법
DK409388A (da) Fremgangsmaade til reduktion af ketoner
DE3776579D1 (de) Datenausgabe-steuerungssystem.
DK54079A (da) Fremgangsmaade til biologisk rensning af spildevand
DE3678271D1 (de) Ein-/ausgabeprozessor fuer speicherprogrammierbare steuerung.

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee