DE3784414T2 - Verfahren und anordnung zur erkennung einer linearen rueckkopplungsfolge mit fehlerkorrektur. - Google Patents

Verfahren und anordnung zur erkennung einer linearen rueckkopplungsfolge mit fehlerkorrektur.

Info

Publication number
DE3784414T2
DE3784414T2 DE8787111724T DE3784414T DE3784414T2 DE 3784414 T2 DE3784414 T2 DE 3784414T2 DE 8787111724 T DE8787111724 T DE 8787111724T DE 3784414 T DE3784414 T DE 3784414T DE 3784414 T2 DE3784414 T2 DE 3784414T2
Authority
DE
Germany
Prior art keywords
data stream
sequence
error correction
detecting
arrangement
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE8787111724T
Other languages
English (en)
Other versions
DE3784414D1 (de
Inventor
Alan L Wilson
Michael W Bright
Eric F Ziolko
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Motorola Solutions Inc
Original Assignee
Motorola Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Motorola Inc filed Critical Motorola Inc
Publication of DE3784414D1 publication Critical patent/DE3784414D1/de
Application granted granted Critical
Publication of DE3784414T2 publication Critical patent/DE3784414T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/33—Synchronisation based on error coding or decoding
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/04—Speed or phase control by synchronisation signals
    • H04L7/041—Speed or phase control by synchronisation signals using special codes as synchronising signal
    • H04L7/043—Pseudo-noise [PN] codes variable during transmission
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/04—Speed or phase control by synchronisation signals
    • H04L7/048—Speed or phase control by synchronisation signals using the properties of error detecting or error correcting codes, e.g. parity as synchronisation signal

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Physics & Mathematics (AREA)
  • Probability & Statistics with Applications (AREA)
  • Theoretical Computer Science (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)
  • Error Detection And Correction (AREA)
DE8787111724T 1986-09-03 1987-08-13 Verfahren und anordnung zur erkennung einer linearen rueckkopplungsfolge mit fehlerkorrektur. Expired - Fee Related DE3784414T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US06/903,335 US4747105A (en) 1986-09-03 1986-09-03 Linear feedback sequence detection with error correction

Publications (2)

Publication Number Publication Date
DE3784414D1 DE3784414D1 (de) 1993-04-08
DE3784414T2 true DE3784414T2 (de) 1993-06-09

Family

ID=25417327

Family Applications (1)

Application Number Title Priority Date Filing Date
DE8787111724T Expired - Fee Related DE3784414T2 (de) 1986-09-03 1987-08-13 Verfahren und anordnung zur erkennung einer linearen rueckkopplungsfolge mit fehlerkorrektur.

Country Status (5)

Country Link
US (1) US4747105A (de)
EP (1) EP0258702B1 (de)
AT (1) ATE86417T1 (de)
CA (1) CA1268833A (de)
DE (1) DE3784414T2 (de)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH071885B2 (ja) * 1986-10-09 1995-01-11 日本電気株式会社 ワ−ド同期器
JPH0766630B2 (ja) * 1986-12-25 1995-07-19 三菱電機株式会社 情報記憶装置
US4920537A (en) * 1988-07-05 1990-04-24 Darling Andrew S Method and apparatus for non-intrusive bit error rate testing
JPH0773255B2 (ja) * 1989-03-17 1995-08-02 富士通株式会社 ビット照合制御方式
GB2243977A (en) * 1990-05-12 1991-11-13 Storno As Synchronisation apparatus
US5282211A (en) * 1991-08-14 1994-01-25 Genrad, Inc. Slip detection during bit-error-rate measurement
US5502653A (en) * 1993-09-15 1996-03-26 Intel Corporation Testing data transmissions between fax modems through real time synchronization and resynchronization of asynchronous data
GB2304941B (en) * 1995-06-24 1999-09-08 Motorola Ltd Feedback and shift unit
US7164726B1 (en) 2002-06-28 2007-01-16 Arraycomm, Llc. Broadcast burst using spatial diversity for a radio communications system
US7404115B2 (en) * 2004-02-12 2008-07-22 International Business Machines Corporation Self-synchronising bit error analyser and circuit
US8176394B2 (en) * 2008-04-11 2012-05-08 Mediatek Inc. Linear feedback shift register structure and method
US8817928B2 (en) 2010-06-01 2014-08-26 Ternarylogic Llc Method and apparatus for rapid synchronization of shift register related symbol sequences
US10375252B2 (en) 2010-06-01 2019-08-06 Ternarylogic Llc Method and apparatus for wirelessly activating a remote mechanism
DE102012213040B4 (de) * 2012-07-25 2014-03-20 Infineon Technologies Ag Decoder für physikalisch nicht klonbare Funktionen mittels Schwellendekodierung und entsprechendes Verfahren
US9209813B2 (en) * 2014-01-03 2015-12-08 Oracle International Corporation Coarse data aligner
US10594491B2 (en) * 2015-12-24 2020-03-17 Intel Corporation Cryptographic system memory management

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3586776A (en) * 1969-04-16 1971-06-22 Motorola Inc Digital communication synchronization system including synchronization signal termination recognition means
US4404675A (en) * 1981-04-27 1983-09-13 Gte Automatic Electric Incorporated Frame detection and synchronization system for high speed digital transmission systems
JP2636210B2 (ja) * 1984-06-22 1997-07-30 日本電気株式会社 同期式データ受信回路
US4667327A (en) * 1985-04-02 1987-05-19 Motorola, Inc. Error corrector for a linear feedback shift register sequence

Also Published As

Publication number Publication date
DE3784414D1 (de) 1993-04-08
EP0258702B1 (de) 1993-03-03
CA1268833A (en) 1990-05-08
ATE86417T1 (de) 1993-03-15
EP0258702A3 (de) 1991-02-06
EP0258702A2 (de) 1988-03-09
US4747105A (en) 1988-05-24

Similar Documents

Publication Publication Date Title
ATE86417T1 (de) Verfahren und anordnung zur erkennung einer linearen rueckkopplungsfolge mit fehlerkorrektur.
DE69419918T2 (de) Verfahren und einrichtung zur bestimmung der brauchbarkeit eines signals
DE69707872D1 (de) Verfahren und Vorrichtung zur Bestimmung eines Taktfehlers in einem Mehrträgerübertragungssystem
DE602004029728D1 (de) Detektion und Reduzierung von periodischen Störsignalen in GPS-Empfängern und Verfahren dafür
IE821281L (en) Digital transmission systems
ATE308843T1 (de) Digitaler demodulator mit frequenzsteuerung und zeitlicher regulierung
MY122126A (en) Receiver apparatus, and associated method, for receving a receive signal transmitted upon a channel susceptible to interference
DE60045186D1 (de) Synchronisation von ofdm signalen
ATE133323T1 (de) Lungengeräusch-nachweissystem
KR920013945A (ko) 지엠에스케이 신호복조방법 및 그 장치
JPS6451746A (en) Signal transmission
JPS6468161A (en) Fsk demodulator
MY134073A (en) Apparatus and method for detecting and correcting a corrupted broadcast time code
EP0798890A3 (de) Fehlerkorrekturgerät für digitale Daten und Digitalsynchronisationsdetektierungsgerät
DE60041435D1 (de) Verfahren zur Bestimmung des Referenzzeitfehlers und elektronisches Gerät
DE59712149D1 (de) Verfahren zur störsignalunterdrückung bei der übertragung digitaler signale
SE8802733L (sv) Anordning foer modulering och demodulering
NO964031L (no) Anordning for korreksjon av kvadraturfeil ved modulasjon/demodulasjon samt tilsvarende sender og mottager
SE7705661L (sv) Datamottagare med synkroniseringssekvensdetektorkrets
EP0782294A3 (de) Synchronisierungsgerät für digitale Übertragung
EP0803998A3 (de) Demodulationsvorrichtung für datenmodulierte Träger
DE444661T1 (de) Elektronische schaltung zur erzeugung von fehlererkennungscodes fuer digitale signale.
ATE217461T1 (de) Digitales übertragungs- und aufzeichungsystem mit einfacher fehlerkorrektur
GB2292870A (en) Synchronization of digital telemetry
JPS6449448A (en) Error detector

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee