DE3485885D1 - DIGITAL PHASE BAR LOOP FOR MULTIPLE FREQUENCIES. - Google Patents

DIGITAL PHASE BAR LOOP FOR MULTIPLE FREQUENCIES.

Info

Publication number
DE3485885D1
DE3485885D1 DE8585900442T DE3485885T DE3485885D1 DE 3485885 D1 DE3485885 D1 DE 3485885D1 DE 8585900442 T DE8585900442 T DE 8585900442T DE 3485885 T DE3485885 T DE 3485885T DE 3485885 D1 DE3485885 D1 DE 3485885D1
Authority
DE
Germany
Prior art keywords
digital phase
multiple frequencies
phase bar
bar loop
loop
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE8585900442T
Other languages
German (de)
Other versions
DE3485885T2 (en
Inventor
N Levine
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Motorola Solutions Inc
Original Assignee
Motorola Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US06/567,724 external-priority patent/US4573017A/en
Priority claimed from US06/567,714 external-priority patent/US4617520A/en
Priority claimed from US06/567,715 external-priority patent/US4574243A/en
Application filed by Motorola Inc filed Critical Motorola Inc
Priority claimed from PCT/US1984/002133 external-priority patent/WO1985003176A1/en
Application granted granted Critical
Publication of DE3485885D1 publication Critical patent/DE3485885D1/en
Publication of DE3485885T2 publication Critical patent/DE3485885T2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03DDEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
    • H03D13/00Circuits for comparing the phase or frequency of two mutually-independent oscillations
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K23/00Pulse counters comprising counting chains; Frequency dividers comprising counting chains
    • H03K23/64Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two
    • H03K23/66Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two with a variable counting base, e.g. by presetting or by adding or suppressing pulses
    • H03K23/662Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two with a variable counting base, e.g. by presetting or by adding or suppressing pulses by adding or suppressing pulses
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/085Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/095Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using a lock detector
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/099Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
    • H03L7/0991Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider
    • H03L7/0992Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider comprising a counter or a frequency divider
    • H03L7/0993Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider comprising a counter or a frequency divider and a circuit for adding and deleting pulses
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00Arrangements for synchronising receiver with transmitter
    • H04L7/02Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H04L7/0331Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop with a digital phase-locked loop [PLL] processing binary samples, e.g. add/subtract logic for correction of receiver clock

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
DE8585900442T 1984-01-03 1984-12-31 DIGITAL PHASE BAR LOOP FOR MULTIPLE FREQUENCIES. Expired - Fee Related DE3485885T2 (en)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US56772584A 1984-01-03 1984-01-03
US06/567,724 US4573017A (en) 1984-01-03 1984-01-03 Unitary phase and frequency adjust network for a multiple frequency digital phase locked loop
US06/567,714 US4617520A (en) 1984-01-03 1984-01-03 Digital lock detector for a phase-locked loop
US06/567,715 US4574243A (en) 1984-01-03 1984-01-03 Multiple frequency digital phase locked loop
PCT/US1984/002133 WO1985003176A1 (en) 1984-01-03 1984-12-31 Multiple frequency digital phase locked loop

Publications (2)

Publication Number Publication Date
DE3485885D1 true DE3485885D1 (en) 1992-09-24
DE3485885T2 DE3485885T2 (en) 1993-02-04

Family

ID=27536352

Family Applications (1)

Application Number Title Priority Date Filing Date
DE8585900442T Expired - Fee Related DE3485885T2 (en) 1984-01-03 1984-12-31 DIGITAL PHASE BAR LOOP FOR MULTIPLE FREQUENCIES.

Country Status (2)

Country Link
KR (2) KR940002451B1 (en)
DE (1) DE3485885T2 (en)

Also Published As

Publication number Publication date
DE3485885T2 (en) 1993-02-04
KR940002451B1 (en) 1994-03-24
KR940002450B1 (en) 1994-03-24

Similar Documents

Publication Publication Date Title
DE3483742D1 (en) DIGITAL PHASE LOCK LOOP.
DE3481472D1 (en) DIGITAL PHASE CONTROL LOOP.
DE3779820D1 (en) DIGITAL PHASE CONTROL LOOP.
DE3584985D1 (en) PHASE SYNCHRONIZATION CIRCUIT.
DE3486324D1 (en) Phase transfer catalysts.
DE69028889D1 (en) Digital sample-and-hold phase locked loop for ASK signals
DE3856178D1 (en) Quotient phase shift processor for digital phase locked loop
DE3381391D1 (en) CIRCUIT FOR PHASE LOCK LOOP.
DE3853563D1 (en) Digital frequency synthesizer.
DE3686439D1 (en) DIGITAL PHASE CONTROL LOOP.
DE3579708D1 (en) LIQUID CRYSTALLINE PHASE.
DE3685616D1 (en) PHASE LOCKED CLOCK REGENERATION CIRCUIT FOR DIGITAL TRANSMISSION SYSTEMS.
DE3788925D1 (en) Interpolator for television trick system.
NL192361B (en) Phase comparison circuit.
DE3774149D1 (en) DIGITAL PHASE SHIFT.
FR2504328B1 (en) PHASE LOCKED LOOP CIRCUIT
DE3885116D1 (en) Phase locked loops.
DE3484314D1 (en) INTERPOLATOR FOR DIGITAL SIGNALS.
DE3579925D1 (en) DIGITAL PHASE MEASURING.
DE3677922D1 (en) DIGITAL PHASE-LOCKED LOOP CIRCUITS.
ZA8410142B (en) Multiple frequency digital phase locked loop
NL192167B (en) Digital phase comparison circuit.
DE3855342D1 (en) Digital phase locked loop arrangement
DE59003079D1 (en) Digital phase locked loop.
FR2558658B1 (en) PHASE LOCKED LOOP DEMODULATOR

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee