DE3368134D1 - System for the detection and correction of transmission errors in a binary message using an error detecting and correcting interleaved reed-solomon cyclic code - Google Patents
System for the detection and correction of transmission errors in a binary message using an error detecting and correcting interleaved reed-solomon cyclic codeInfo
- Publication number
- DE3368134D1 DE3368134D1 DE8383401791T DE3368134T DE3368134D1 DE 3368134 D1 DE3368134 D1 DE 3368134D1 DE 8383401791 T DE8383401791 T DE 8383401791T DE 3368134 T DE3368134 T DE 3368134T DE 3368134 D1 DE3368134 D1 DE 3368134D1
- Authority
- DE
- Germany
- Prior art keywords
- correcting
- correction
- detection
- error detecting
- transmission errors
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/13—Linear codes
- H03M13/15—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
Landscapes
- Physics & Mathematics (AREA)
- Probability & Statistics with Applications (AREA)
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Algebra (AREA)
- General Physics & Mathematics (AREA)
- Mathematical Physics (AREA)
- Pure & Applied Mathematics (AREA)
- Error Detection And Correction (AREA)
- Detection And Correction Of Errors (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| FR8215403A FR2533091A1 (fr) | 1982-09-13 | 1982-09-13 | Systeme de detection et de correction d'erreurs de transmission d'un message binaire utilisant un code cyclique detecteur et correcteur d'erreurs de type reed-solomon entrelace |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| DE3368134D1 true DE3368134D1 (en) | 1987-01-15 |
Family
ID=9277380
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| DE8383401791T Expired DE3368134D1 (en) | 1982-09-13 | 1983-09-13 | System for the detection and correction of transmission errors in a binary message using an error detecting and correcting interleaved reed-solomon cyclic code |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US4566105A (enExample) |
| EP (1) | EP0108655B1 (enExample) |
| JP (1) | JPS59131238A (enExample) |
| DE (1) | DE3368134D1 (enExample) |
| FR (1) | FR2533091A1 (enExample) |
Families Citing this family (36)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4831521A (en) * | 1983-11-10 | 1989-05-16 | General Signal Corporation | Vital processor implemented with non-vital hardware |
| US5007018A (en) * | 1983-11-10 | 1991-04-09 | General Signal Corp. | Vital processor implemented with non-vital hardware |
| FR2565002B1 (fr) * | 1984-05-25 | 1986-08-22 | Bull Sa | Processeur de detection et de correction d'erreurs selon un code produit reed solomon entrelace |
| US4649541A (en) * | 1984-11-21 | 1987-03-10 | The United States Of America As Represented By The Administrator Of The National Aeronautics And Space Administration | Reed-Solomon decoder |
| US4856003A (en) * | 1987-05-07 | 1989-08-08 | Digital Equipment Corporation | Error correction code encoder |
| FR2624676A1 (fr) * | 1987-12-11 | 1989-06-16 | Trt Telecom Radio Electr | Dispositif de codage et de decodage de codes reed-solomon |
| US4843607A (en) * | 1987-12-17 | 1989-06-27 | Cyclotomics, Inc. | Multiple error trapping |
| EP0341851A3 (en) * | 1988-05-12 | 1991-06-12 | Digital Equipment Corporation | Method and apparatus for interleaved encoding |
| US4916702A (en) * | 1988-06-17 | 1990-04-10 | Cyclotomics, Inc. | Elongated burst trapping |
| JP2993715B2 (ja) * | 1990-08-17 | 1999-12-27 | 株式会社日立製作所 | Atmスイッチおよびその制御方法 |
| US5241546A (en) * | 1991-02-01 | 1993-08-31 | Quantum Corporation | On-the-fly error correction with embedded digital controller |
| US5280488A (en) * | 1990-11-08 | 1994-01-18 | Neal Glover | Reed-Solomon code system employing k-bit serial techniques for encoding and burst error trapping |
| US5414719A (en) * | 1992-04-24 | 1995-05-09 | Sharp Kabushiki Kaisha | Operating circuit for galois field |
| JPH0787090A (ja) * | 1993-06-30 | 1995-03-31 | Toyo Commun Equip Co Ltd | 巡回符号検出方法及び装置 |
| US5499254A (en) * | 1994-08-31 | 1996-03-12 | Nec Corporation | Apparatus for error-correct decoding in a digital data communications system |
| US5657331A (en) * | 1995-03-13 | 1997-08-12 | Samsung Electronics Co., Ltd. | Method and apparatus for the generation of simple burst error correcting cyclic codes for use in burst error trapping decoders |
| US5781133A (en) * | 1996-08-05 | 1998-07-14 | Seagate Technology, Inc. | Method and apparatus for implementing run length limited codes |
| US5983383A (en) * | 1997-01-17 | 1999-11-09 | Qualcom Incorporated | Method and apparatus for transmitting and receiving concatenated code data |
| JPH11154954A (ja) | 1997-11-20 | 1999-06-08 | Hitachi Ltd | Atmスイッチ |
| US6615387B1 (en) * | 1998-09-22 | 2003-09-02 | Seagate Technology Llc | Method and apparatus for error detection |
| FR2785741B1 (fr) * | 1998-11-09 | 2001-01-26 | Canon Kk | Dispositif et procede de codage et d'entrelacement pour des turbocodes series ou hybrides |
| JP3485075B2 (ja) * | 2000-07-19 | 2004-01-13 | 日本電気株式会社 | 復号回路及びその復号方法 |
| US7028245B2 (en) * | 2001-08-21 | 2006-04-11 | Equator Technologies, Inc. | Even-load software Reed-Solomon decoder |
| FR2839222B1 (fr) * | 2002-04-26 | 2004-09-10 | St Microelectronics Sa | Procede et circuit d'entrelacement de donnnees numeriques pour la reduction d'erreurs de transmission |
| FR2847368B1 (fr) * | 2002-11-18 | 2004-12-31 | France Telecom | Controle de code de carte pre-payee virtuelle |
| EP1460765A1 (en) * | 2003-03-19 | 2004-09-22 | STMicroelectronics S.r.l. | Method for performing error corrections of digital information codified as a symbol sequence |
| US7155656B1 (en) * | 2003-05-01 | 2006-12-26 | Hellosoft Inc. | Method and system for decoding of binary shortened cyclic code |
| US7320101B1 (en) * | 2003-08-19 | 2008-01-15 | Altera Corporation | Fast parallel calculation of cyclic redundancy checks |
| US7613991B1 (en) | 2003-08-19 | 2009-11-03 | Altera Corporation | Method and apparatus for concurrent calculation of cyclic redundancy checks |
| US8832523B2 (en) * | 2006-03-03 | 2014-09-09 | Ternarylogic Llc | Multi-state symbol error correction in matrix based codes |
| US9203436B2 (en) * | 2006-07-12 | 2015-12-01 | Ternarylogic Llc | Error correction in multi-valued (p,k) codes |
| US20080148132A1 (en) * | 2006-10-26 | 2008-06-19 | Mavila Rajith K | Error detection and correction scheme for multi-level cell NAND flash |
| US9075111B2 (en) * | 2013-10-07 | 2015-07-07 | King Fahd University Of Petroleum And Minerals | Generalized modular redundancy fault tolerance method for combinational circuits |
| DE102018113475A1 (de) * | 2018-06-06 | 2019-12-12 | Infineon Technologies Ag | Rechenwerk zum rechnen mit maskierten daten |
| CN114115806B (zh) * | 2021-11-29 | 2025-06-13 | 天津光电通信技术有限公司 | 一种数据流字节滑动异或计算的方法 |
| US12212338B1 (en) * | 2023-07-26 | 2025-01-28 | Winbond Electronics Corp. | Syndrome decoder circuit |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3562711A (en) * | 1968-07-16 | 1971-02-09 | Ibm | Apparatus for detecting circuit malfunctions |
| JPS5425106A (en) * | 1977-07-27 | 1979-02-24 | Nec Corp | Correcting device for double error |
| DE2759106C2 (de) * | 1977-12-30 | 1979-04-05 | Siemens Ag, 1000 Berlin Und 8000 Muenchen | Schaltungsanordnung zum Codieren oder Decodieren von Binarinformationen |
| JPS54125901A (en) * | 1978-03-24 | 1979-09-29 | Sony Corp | Error correction system |
| DE2925966C2 (de) * | 1979-06-27 | 1982-10-28 | Siemens AG, 1000 Berlin und 8000 München | Verfahren und Anordnung zur automatischen Erzeugung eines Gültigkeitssignals für aus einem Speicher mit wahlfreiem Zugriff gelesene Datenworte |
| US4410989A (en) * | 1980-12-11 | 1983-10-18 | Cyclotomics, Inc. | Bit serial encoder |
| DE3122381A1 (de) * | 1981-06-05 | 1982-12-23 | Ibm Deutschland Gmbh, 7000 Stuttgart | Verfahren und einrichtung zur erzeugung von pruefbits zur sicherung eines datenwortes |
-
1982
- 1982-09-13 FR FR8215403A patent/FR2533091A1/fr active Granted
-
1983
- 1983-09-08 JP JP58165843A patent/JPS59131238A/ja active Granted
- 1983-09-13 EP EP83401791A patent/EP0108655B1/fr not_active Expired
- 1983-09-13 DE DE8383401791T patent/DE3368134D1/de not_active Expired
- 1983-09-13 US US06/531,680 patent/US4566105A/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| FR2533091B1 (enExample) | 1985-02-01 |
| EP0108655A1 (fr) | 1984-05-16 |
| JPS59131238A (ja) | 1984-07-28 |
| EP0108655B1 (fr) | 1986-12-03 |
| US4566105A (en) | 1986-01-21 |
| FR2533091A1 (fr) | 1984-03-16 |
| JPH0126209B2 (enExample) | 1989-05-23 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| AU584883B2 (en) | An information transmission method with error correction for user words,an error correcting decoding method for such user words,an apparatus for information transmission for use with the method,a device for information decoding for use with the method,and an apparatus for use with such device | |
| EP0154538A3 (en) | Parity and syndrome generation for error and correction in digital communication systems | |
| EP0114938A3 (en) | On-the-fly multibyte error correction | |
| EP0177690A3 (en) | Method for error detection and correction by majority voting | |
| DE3852423D1 (de) | Kodierverfahren und Kodierer mit Reed-Solomon Fehlerkorrekturcode. | |
| DE3583454D1 (de) | Fehlererkennung und -korrektur in digitalen uebertragungssystemen. | |
| AU6716487A (en) | Generator for an error correcting code and a decoder for the code | |
| GB2115167B (en) | Correcting errors in projection printing | |
| ZA837725B (en) | Syndrome processing for multibyte error correcting systems | |
| GB8903958D0 (en) | Error detecting/correction code and apparatus | |
| CA2003862A1 (en) | Error correction and detection apparatus and method | |
| GB8521884D0 (en) | Error correcting code decoding system | |
| DE3163173D1 (en) | Digital data storage error detecting and correcting system and method | |
| EP0402115A3 (en) | Error detection and correction device | |
| SE8103835L (sv) | Sett for felkorrigering | |
| EP0157413A3 (en) | Digital communication system including an error correcting encoder/decoder and a scrambler/descrambler | |
| GB2303029B (en) | Apparatus for detecting and correcting cyclic redundancy check errors | |
| GB2093238B (en) | Error correcting system for simultaneous errors in a code | |
| DE3882223D1 (de) | Ausgebreitete fehlerkorrekturvorrichtung mit einzel-paket-fehlerkorrektur und doppel-paket-fehlerdetektionscoden. | |
| KR870005519A (ko) | 데이터의 에러정정장치 | |
| EP0242595A3 (en) | Error detection using variable field parity checking | |
| DE3279637D1 (en) | Circuit for checking bit errors in a received bch code succession by the use of primitive and non-primitive polynomials | |
| EP0445730A3 (en) | Error correction system capable of correcting an error in a packet header by the use of a reed-solomon code | |
| JPS56127908A (en) | Wrong-correction preventing system for digital signal reproducer | |
| EP0296828A3 (en) | Method and apparatus for decoding reed-solomon code |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| 8327 | Change in the person/name/address of the patent owner |
Owner name: BULL S.A., PARIS, FR |
|
| 8364 | No opposition during term of opposition | ||
| 8339 | Ceased/non-payment of the annual fee |