DE3279515D1 - Multiple source clock encoded communications error detection circuit - Google Patents

Multiple source clock encoded communications error detection circuit

Info

Publication number
DE3279515D1
DE3279515D1 DE8282903126T DE3279515T DE3279515D1 DE 3279515 D1 DE3279515 D1 DE 3279515D1 DE 8282903126 T DE8282903126 T DE 8282903126T DE 3279515 T DE3279515 T DE 3279515T DE 3279515 D1 DE3279515 D1 DE 3279515D1
Authority
DE
Germany
Prior art keywords
detection circuit
error detection
multiple source
source clock
communications error
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
DE8282903126T
Other languages
English (en)
Inventor
Donald Marvin Cook
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NCR Voyix Corp
Original Assignee
NCR Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NCR Corp filed Critical NCR Corp
Application granted granted Critical
Publication of DE3279515D1 publication Critical patent/DE3279515D1/de
Expired legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)
DE8282903126T 1981-09-28 1982-09-23 Multiple source clock encoded communications error detection circuit Expired DE3279515D1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US06/306,118 US4392226A (en) 1981-09-28 1981-09-28 Multiple source clock encoded communications error detection circuit
PCT/US1982/001320 WO1983001134A1 (en) 1981-09-28 1982-09-23 Multiple source clock encoded communications error detection circuit

Publications (1)

Publication Number Publication Date
DE3279515D1 true DE3279515D1 (en) 1989-04-13

Family

ID=23183898

Family Applications (1)

Application Number Title Priority Date Filing Date
DE8282903126T Expired DE3279515D1 (en) 1981-09-28 1982-09-23 Multiple source clock encoded communications error detection circuit

Country Status (6)

Country Link
US (1) US4392226A (de)
EP (1) EP0090019B1 (de)
JP (1) JPS58501561A (de)
CA (1) CA1187958A (de)
DE (1) DE3279515D1 (de)
WO (1) WO1983001134A1 (de)

Families Citing this family (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4488303A (en) * 1982-05-17 1984-12-11 Rca Corporation Fail-safe circuit for a microcomputer based system
DE3317642A1 (de) * 1982-05-21 1983-11-24 International Computers Ltd., London Datenverarbeitungseinrichtung
US4519090A (en) * 1982-07-27 1985-05-21 General Electric Company Testable time delay
JPS59114652A (ja) * 1982-12-21 1984-07-02 Nissan Motor Co Ltd ウォッチドッグ・タイマ回路
US4616335A (en) * 1983-06-30 1986-10-07 International Business Machines Corporation Apparatus for suspending a system clock when an initial error occurs
US4542509A (en) * 1983-10-31 1985-09-17 International Business Machines Corporation Fault testing a clock distribution network
DE3441227A1 (de) * 1984-11-10 1986-05-15 Philips Patentverwaltung Gmbh, 2000 Hamburg Schaltungsanordnung zur ueberwachung mehrerer sammelleitungen
US4653054A (en) * 1985-04-12 1987-03-24 Itt Corporation Redundant clock combiner
US4727549A (en) * 1985-09-13 1988-02-23 United Technologies Corporation Watchdog activity monitor (WAM) for use wth high coverage processor self-test
US4800564A (en) * 1986-09-29 1989-01-24 International Business Machines Corporation High performance clock system error detection and fault isolation
US4845522A (en) * 1986-11-04 1989-07-04 Hiroyuki Kataoka Data communication system for camera system
US4811343A (en) * 1987-03-02 1989-03-07 International Business Machines Corporation On-chip on-line AC and DC clock tree error detection system
US5012127A (en) * 1987-09-24 1991-04-30 Ncr Corporation Synchronizer circuit with asynchronous clearing
JP2595314B2 (ja) * 1988-06-30 1997-04-02 三菱電機株式会社 誤書き込み防止機能を備えたｉｃカ―ド
US5077739A (en) * 1989-05-17 1991-12-31 Unisys Corporation Method for isolating failures of clear signals in instruction processors
US5260979A (en) * 1991-05-28 1993-11-09 Codex Corp. Circuit and method of switching between redundant clocks for a phase lock loop
US5313476A (en) * 1991-06-28 1994-05-17 International Business Machines Corporation Clock security ring
US5497377A (en) * 1993-03-31 1996-03-05 Mitsubishi Denki Kabushiki Kaisha Communication system and method of detecting transmission faults therein
US5923191A (en) * 1997-05-08 1999-07-13 Vlsi Technology, Inc. Device and a method for monitoring a system clock signal
GB2503472A (en) * 2012-06-27 2014-01-01 Nordic Semiconductor Asa Data transfer between clock domains following clock transition in destination domain
US9541649B2 (en) 2013-05-02 2017-01-10 The Mitre Corporation Detecting timing anomalies

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US2929049A (en) * 1954-06-21 1960-03-15 Curtiss Wright Corp Magnetic recording error indicator
US3220440A (en) * 1962-03-15 1965-11-30 Iwan Simonis S A Sa Selvage forming device for looms, more particularly in circular looms
US3320440A (en) * 1963-07-09 1967-05-16 Avco Corp Solid state event monitoring device
US3474414A (en) * 1967-03-21 1969-10-21 North American Rockwell Wave-edge comparator
US3840821A (en) * 1967-07-27 1974-10-08 Sperry Rand Corp Phase lock loop with sampling techniques for regenerating clock signal associated with data input signals
US3524164A (en) * 1968-01-15 1970-08-11 Ibm Detection and error checking system for binary data
US3668315A (en) * 1970-05-15 1972-06-06 Hughes Aircraft Co Receiver timing and synchronization system
US3967061A (en) * 1975-03-05 1976-06-29 Ncr Corporation Method and apparatus for recovering data and clock information in a self-clocking data stream
US4012697A (en) * 1975-06-30 1977-03-15 Honeywell Inc. Clock signal extraction during playback of a self-clocking digital recording
US4037257A (en) * 1976-02-02 1977-07-19 Xerox Corporation Data clock separator with missing clock detect
US4122441A (en) * 1977-10-05 1978-10-24 Lockheed Electronics Company, Inc. Error detection and indication system for bi-phase encoded digital data
US4144448A (en) * 1977-11-29 1979-03-13 International Business Machines Corporation Asynchronous validity checking system and method for monitoring clock signals on separate electrical conductors
US4222009A (en) * 1978-11-02 1980-09-09 Sperry Corporation Phase lock loop preconditioning circuit
US4267595A (en) * 1980-02-04 1981-05-12 International Telephone And Telegraph Corporation AMI Decoder apparatus

Also Published As

Publication number Publication date
WO1983001134A1 (en) 1983-03-31
EP0090019A4 (de) 1986-02-13
EP0090019A1 (de) 1983-10-05
EP0090019B1 (de) 1989-03-08
US4392226A (en) 1983-07-05
JPS58501561A (ja) 1983-09-16
CA1187958A (en) 1985-05-28

Similar Documents

Publication Publication Date Title
DE3279515D1 (en) Multiple source clock encoded communications error detection circuit
GB2102602B (en) Interface circuit
GB2101374B (en) Interface circuit
GB8301507D0 (en) Etching copper
JPS57157361A (en) Data processing circuit
JPS57138256A (en) Substriber line circuit
EP0146640A4 (de) Schaltung zur periodendauermessung.
GB8330147D0 (en) Latching mechanism
JPS57157327A (en) Data processing circuit
GB8300732D0 (en) Circuit
GB2100543B (en) Chatter-prevention circuit
GB2102253B (en) Redundant serial communication circuit
DE3272570D1 (en) Carrier recovery circuit
DE3272641D1 (en) Carrier recovery circuit
EP0067448A3 (en) Optical receiving circuit
DE3461736D1 (en) Detector circuit
GB2101339B (en) Contact checking circuit
EP0141464A3 (en) Digital code detector circuits
YU100382A (en) Direction circuit
DE3277434D1 (en) Reference time-detecting circuit
GB2104264B (en) Code recognition circuit
GB8401298D0 (en) Circuit
JPS5743300A (en) Comparing circuit
JPS57153529A (en) Error connection preventing circuit
JPS57185492A (en) Data latch circuit

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee