DE3226554A1 - Process for soldering a solderable chip to a support - Google Patents

Process for soldering a solderable chip to a support

Info

Publication number
DE3226554A1
DE3226554A1 DE19823226554 DE3226554A DE3226554A1 DE 3226554 A1 DE3226554 A1 DE 3226554A1 DE 19823226554 DE19823226554 DE 19823226554 DE 3226554 A DE3226554 A DE 3226554A DE 3226554 A1 DE3226554 A1 DE 3226554A1
Authority
DE
Germany
Prior art keywords
solder
plate
carrier
foils
soldering
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
DE19823226554
Other languages
German (de)
Inventor
Horst Dipl.- Phys. Meinders
Johann 7410 Reutlingen Tschepella
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Robert Bosch GmbH
Original Assignee
Robert Bosch GmbH
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Robert Bosch GmbH filed Critical Robert Bosch GmbH
Priority to DE19823226554 priority Critical patent/DE3226554A1/en
Publication of DE3226554A1 publication Critical patent/DE3226554A1/en
Ceased legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B23MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23KSOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K1/00Soldering, e.g. brazing, or unsoldering
    • B23K1/0008Soldering, e.g. brazing, or unsoldering specially adapted for particular articles or work
    • B23K1/0016Brazing of electronic components
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/818Bonding techniques
    • H01L2224/81801Soldering or alloying
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319Arrangement of the layer connectors prior to mounting
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838Bonding techniques
    • H01L2224/83801Soldering or alloying
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01076Osmium [Os]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/014Solder alloys

Abstract

A process for soldering a solderable chip, in particular a metallised semiconductor chip, to a support is proposed. In this process, the solder in foil form is applied to the support. The chip (1) is then laid onto the arrangement consisting of the support and the solder in such a way that only one part of the foil-type solder lies under the chip (1). Lastly, the arrangement consisting of the support, the solder and the chip (1) is heated to soldering temperature. In this case, the solder is applied to the support in the form of two solder foils (2), at least approximately the same size, in such a way that the chip (1) subsequently applied lies, at two diametrically opposite points of its periphery, on in each case one of the two solder foils (2). <IMAGE>

Description

Verfahren zur Verlötung eines lötfähigenMethod for soldering a solderable

Plättchens mit einem Träger Stand der Technik Die Erfindung geht aus von einem Verfahren nach der Gattung des Hauptanspruchs.Plate with a carrier prior art The invention is based of a method according to the preamble of the main claim.

Aus der DE-OS 29 39 666 ist bereits ein Verfahren dieser Art bekannt, bei dem das lötfähige Plättchen rechteckförmig ausgebildet ist und das auf den Träger aufgebrachte Lot eine einzige zusammenhängende Lotfolie bildet. Dabei wird gemäß einer ersten Ausführungsform eine rahmenförmige Lotfolie verwendet und so zwischen den Träger und das Plättchen gelegt, daß die Ecken des Plättchens auf der rahmenförmigen Lotfolie aufliegen. Beim Aufschmelzen wird dabei das Lot von den Auflagepunkten durch Kapillarkraft zur Plättchenmitte gezogen, wo es zur Bildung eines Zentrallunkers kommen kann. Gemäß einer zweiten Ausführungsform des Vorschlages nach der DE-OS 29 39 666 wird eine beliebig gestaltete Lot folie mit einem großflächigen Reservoirbereich und zwei Ärmchen verwendet, wobei sich der großflächige Reservoirbereich außerhalb des Plättchens befindet und die beiden Ärmchen unter zwei einander benachbarte Ecken des Plättchens greifen, so daß das Plättchen vor dem Lötvorgang schräg auf den Ärmchen der Lot folie aufliegt. In diesem Fall muß die Kapillarkraft, mit der das Lot unter das Plättchen gezogen wird, hinreichend groß sein, um das schräg liegende Plättchen an der flach auf dem Träger aufliegenden Seite anzuheben, damit auch hier eine ausreichende Versorgung mit dem Lot erfolgen kann.From DE-OS 29 39 666 a method of this type is already known, in which the solderable plate is rectangular and that on the carrier Applied solder forms a single cohesive solder foil. In doing so, according to a first embodiment uses a frame-shaped solder foil and so between the carrier and the plate placed that the corners of the plate on the frame-shaped Lay the solder foil on. When it melts, the solder is removed from the support points Drawn by capillary force to the center of the platelet, where a central cavity forms can come. According to a second embodiment of the proposal according to DE-OS 29 39 666 is an arbitrarily designed solder foil with a large reservoir area and two arms used, being each other the large reservoir area outside the tile and the two arms under two adjacent ones Grab corners of the plate so that the plate is at an angle before the soldering process the arms of the solder foil rests on it. In this case, the capillary force with which the plumb line is drawn under the plate, be large enough to cover the inclined To lift the plate on the side lying flat on the carrier, so here too a sufficient supply of the solder can take place.

Vorteile der Erfindung Das erfindungsgemäße Verfahren mit den kennzeichnenden Merkmalen des Hauptanspruchs hat gegenüber der ersten oben beschriebenen Ausführungsform des bekannten Verfahrens den Vorteil, daM durch Überhollötung bedingte Zentrallunker nicht auftreten können. Durch das zweiseitige Lotangebot begegnen sich die beiden aufeinander zufließenden Lotfronten offensichtlich in der Plättchenmitte, und erst danach setzt eine laterale Ausbreitung senkrecht zur ursprünglichen Bewegungsrichtung ein. Auf diese Weise wird auch eine Schräglage des Plättchens nach der Verlötung, wie sie bei der zweiten Ausführungsform des bekannten Verfahrens vorkommen kann, vermieden.Advantages of the invention The method according to the invention with the characterizing Features of the main claim has compared to the first embodiment described above the advantage of the known process that central cavities caused by over-soldering cannot occur. The two-sided lot offer the two meet solder fronts converging towards each other obviously in the middle of the plate, and only thereafter, a lateral expansion continues perpendicular to the original direction of movement a. In this way, an inclined position of the plate after soldering, as it can occur in the second embodiment of the known method, avoided.

Zeichnung Anhand der Zeichnung wird die Erfindung näher erläutert.Drawing The invention is explained in more detail with the aid of the drawing.

Die einzige Figur zeigt die Auflage eines quadratischen Halbleiterplättchens auf zwei Lotfolien.The only figure shows the support of a square semiconductor wafer on two solder foils.

Beschreibung des Ausführungsbeispiels Das Halbleiterplättchen 1 wird auf die beiden Lotfolien 2 gelegt, die zuvor auf einen in der Zeichnung nicht dargestellten Träger aufgelegt worden sind. Der Träger kann dabei aus einer metallischen Unterlage oder aus einer isolierenden Keramikunterlage bestehen, auf die eine lötfähig Metallisierungsschicht an der Oberfläche aufgebracht worden ist. Die beiden Lotfolien 2 haben eine runde Form und sind mindestens annähernd gleich groß, d. h. sie haben etwa den gleichen Durchmesser und die dieselbe Dicke.Description of the Embodiment The semiconductor die 1 is placed on the two solder foils 2, previously on a not shown in the drawing Carriers have been placed. The carrier can consist of a metallic base or consist of an insulating ceramic base on which a solderable metallization layer has been applied to the surface. The two solder foils 2 are round Shape and are at least approximately the same size, i. H. they have about the same Diameter and the same thickness.

Im Prinzip ist jede andere Form ebenfalls möglich. Die beiden Lotfolien 2 sind an zwei einander gegenüberliegenden Plättchenecken so angeordnet, daß nur ein Teil dieser Lotfläche unter dem Plättchen 1 liegt. Die Fügung von Halbleiterplättchen 1 und Lot folien 2 kann zweckmäßigerweise mit Hilfe einer Montageschablone 3 erfolgen, welche mit den entsprechenden Aussparungen versehen wurde.In principle, any other shape is also possible. The two solder foils 2 are arranged on two opposite plate corners so that only part of this soldering surface lies under the plate 1. The joining of semiconductor wafers 1 and solder foils 2 can expediently be done with the help of a mounting template 3, which was provided with the corresponding recesses.

Bei der Lötofenfahrt wird das aufschmelzende Lot durch Kapillarkraft unter die Plättchenfläche gezogen.When the soldering furnace is used, the solder is melted by capillary force pulled under the platelet face.

Der besondere Vorteil dieser Lötanordnung besteht darin, daß das Plättchen 1 beim Aufschmelzen des Lotes immer eben liegt. Durch Überhollötung bedingte Zentrallunker werden bei dieser Anordnung nicht beobachtet. Die beiden aufeinander zufließenden Lotfronten begegnen sich offensichtlich in der Plättchenmitte, und erst danach setzt eine laterale Ausbreitung der Lotfront senkrecht zur ursprünglichen Bewegungsrichtung ein.The particular advantage of this soldering arrangement is that the plate 1 is always flat when the solder is melted. Central cavities caused by over-soldering are not observed with this arrangement. The two converging Solder fronts obviously meet in the middle of the plate and only then sets a lateral expansion of the solder front perpendicular to the original direction of movement a.

Verunreinigungen in den Stanzkanten der Lotfolien 2 können sich insbesondere dann nicht lunkerbildend auswirken, wenn ein nur kleines Flächenstück der Lotfolie 2 unter dem Plättchen 1 liegt. In diesem Fall ist also die Randlänge des unter das Plättchen 1 ragenden Teiles der Lotfolie 2 gering, und somit sinken die unter das Plättchen 1 gebrachten Verunreinigungen. Zum anderen führt eine kleine Randlänge, durch die das Lot unter das Plättchen gelangen kann, zu einem hohen Lotfluß. Dieser hohe Lotfluß sorgt dafür, daß eventuell vorhandene Verunreinigungen auf diesem Randstück der Lotfolie 2 keinen Lunker bilden können. Diese Verunreinigungen werden offenbar fortgespült, verteilen sich auf der gesamten Plättchenoberfläche und stören die Benetzung nicht.Impurities in the punched edges of the solder foils 2 can in particular then do not have a void-forming effect if only a small area of the solder foil 2 is under tile 1. So in this case is the edge length of under the plate 1 protruding part of the solder foil 2 low, and thus decrease impurities brought under the plate 1. On the other hand, a small one leads Edge length through which the solder can get under the plate, leads to a high solder flow. This high solder flow ensures that any impurities that may be present on this Edge piece of the solder foil 2 can not form any voids. These impurities will be evidently washed away, spread over the entire surface of the platelets and interfere the wetting does not.

Claims (6)

Ansprüche Verfahren zur Verlötung eines lötfähigen Plättchens, insbesondere eines metallisierten Halbleiterplättchens, mit einem Träger, bei dem das Lot in Folienform auf den Träger aufgebracht wird, bei dem dann das Plättchen so auf das aus dem Träger und dem Lot bestehende System aufgelegt wird, daß nur ein Teil des folienförmigen Lots unter das Plättchen zu liegen kommt, und bei dem schließlich das aus dem Träger, dem Lot und dem Plättchen bestehende System auf Löttemperatur erwärmt wird, dadurch gekennzeichnet, daß das Lot in Form zweier mindestens annähernd gleich großer Lotfolien (2) derart auf den Träger aufgebracht wird, daß das anschließend aufgebrachte Plättchen (1) an zwei einander diametral gegenüberliegenden Stellen seines Umfangs auf je eine der beiden Lotfolien (2) zu liegen kommt.Claims method for soldering a solderable plate, in particular of a metallized semiconductor die, with a carrier in which the solder is in Foil form is applied to the carrier, in which then the plate is so on the consisting of the carrier and the solder system is applied that only part of the foil-shaped solder comes to lie under the plate, and finally the system consisting of the carrier, the solder and the plate at soldering temperature is heated, characterized in that the solder in the form of two at least approximately equal-sized solder foils (2) is applied to the carrier in such a way that the subsequently applied platelets (1) at two diametrically opposite locations its circumference comes to rest on one of the two solder foils (2). 2. Verfahren nach Anspruch 1 mit einem rechteckförmig ausgebildeten Plättchen (1), dadurch gekennzeichnet, daß das Plättchen (1) so auf das aus dem Träger und den beiden Lotfolien (2) bestehende System aufgebracht wird, daß es mit zwei einander diametral gegenüberliegenden Ecken auf die beiden Lotfolien (2) zu liegen kommt.2. The method according to claim 1 with a rectangular shape Plate (1), characterized in that the plate (1) so on from the Carrier and the two solder foils (2) existing system is applied that it with two to lie diametrically opposite corners on the two solder foils (2) comes. 3. Verfahren nach Anspruch 1 oder 2, dadurch gekennzeichnet, daß die beiden Lotfolien (2) in einem solchen Abstand zueinander auf den Träger gelegt werden, daß beim Aufbringen des lötfähigen Plättchens (1) je ein Viertel der Fläche der Lotfolien (2) unter das Plättchen (1) zu liegen kommt.3. The method according to claim 1 or 2, characterized in that the both solder foils (2) are placed on the carrier at such a distance from one another, that when applying the solderable plate (1) a quarter of the area of the Solder foil (2) comes to lie under the plate (1). 4. Verfahren nach einem der Ansprüche 1 bis 3, dadurch gekennzeichnet, daß der von den beiden Lotfolien (2) insgesamt unterlegte Flächenanteil des Plättchens (i) 10 % der Plättchenfläche beträgt.4. The method according to any one of claims 1 to 3, characterized in that that the total area of the plate underlaid by the two solder foils (2) (i) is 10% of the platelet area. 5. Verfahren nach einem der Ansprüche 1 bis 4, dadurch gekennzeichnet, daß die beiden Lotfolien (2) Lotronden sind.5. The method according to any one of claims 1 to 4, characterized in that that the two solder foils (2) are solder blanks. 6. Verfahren nach mindestens einem der Ansprüche 1 bis 5, dadurch gekennzeichnet, daß zum Zusammenfügen von Plättchen (1) und Lotfolien (2) eine Montageschablone (3) mit den entsprechenden Aussparungen verwendet wird.6. The method according to at least one of claims 1 to 5, characterized characterized in that a mounting template for joining the platelets (1) and solder foils (2) (3) is used with the appropriate cutouts.
DE19823226554 1982-07-16 1982-07-16 Process for soldering a solderable chip to a support Ceased DE3226554A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
DE19823226554 DE3226554A1 (en) 1982-07-16 1982-07-16 Process for soldering a solderable chip to a support

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE19823226554 DE3226554A1 (en) 1982-07-16 1982-07-16 Process for soldering a solderable chip to a support

Publications (1)

Publication Number Publication Date
DE3226554A1 true DE3226554A1 (en) 1984-01-19

Family

ID=6168534

Family Applications (1)

Application Number Title Priority Date Filing Date
DE19823226554 Ceased DE3226554A1 (en) 1982-07-16 1982-07-16 Process for soldering a solderable chip to a support

Country Status (1)

Country Link
DE (1) DE3226554A1 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4709849A (en) * 1985-11-27 1987-12-01 Fry Metals, Inc. Solder preform and methods employing the same
DE4220875A1 (en) * 1992-06-25 1994-01-13 Eupec Gmbh & Co Kg Connecting semiconductor body to contact plates - placing spaced strips of solder foil between contact plate and semiconductor body, and heating parts to melt solder

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2032939B2 (en) * 1970-07-03 1975-05-07 Robert Bosch Gmbh, 7000 Stuttgart Method for soldering a semiconductor body onto a carrier
DE2939666A1 (en) * 1979-09-29 1981-04-09 Robert Bosch Gmbh, 7000 Stuttgart Soldering wafers or chips onto carriers - esp. where metallised semiconductor chip is bonded to heat sink via solder foil

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2032939B2 (en) * 1970-07-03 1975-05-07 Robert Bosch Gmbh, 7000 Stuttgart Method for soldering a semiconductor body onto a carrier
DE2939666A1 (en) * 1979-09-29 1981-04-09 Robert Bosch Gmbh, 7000 Stuttgart Soldering wafers or chips onto carriers - esp. where metallised semiconductor chip is bonded to heat sink via solder foil

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4709849A (en) * 1985-11-27 1987-12-01 Fry Metals, Inc. Solder preform and methods employing the same
DE4220875A1 (en) * 1992-06-25 1994-01-13 Eupec Gmbh & Co Kg Connecting semiconductor body to contact plates - placing spaced strips of solder foil between contact plate and semiconductor body, and heating parts to melt solder

Similar Documents

Publication Publication Date Title
DE3209242C2 (en) Method for attaching raised contacts to contact points of an electronic microcircuit
DE1640457C2 (en)
DE2351056A1 (en) METHOD OF ALIGNMENT AND FASTENING OF ELECTRONIC CIRCUITS ON A SUBSTRATE
DE4000089C2 (en)
DE1591186B1 (en) Process for the simultaneous production of supply connections by means of contact bridges on solid components with the aid of transfer-like devices
DE1805174A1 (en) Method for applying individual bodies to a basic body
DE3824008A1 (en) ELECTRONIC CIRCUIT AND METHOD FOR THE PRODUCTION THEREOF
DE3401404A1 (en) SEMICONDUCTOR COMPONENT
EP0283590A2 (en) Electrical components
DE2932369A1 (en) ASSEMBLY AND CONNECTION UNIT WITH CABLES FOR ELECTRONIC CIRCUITS
DE69918644T2 (en) Electronic power element with cooling device
DE2806099A1 (en) SEMICONDUCTOR ASSEMBLY
DE60207282T2 (en) CAPTURE THE CONNECTION LOT TO MAINTAIN THE ACCURACY OF THE CONNECTION POSITION
DE1766879B1 (en) ELECTRONIC BLOCK
DE2823973A1 (en) METHOD FOR MANUFACTURING A SEMICONDUCTOR AND SEMICONDUCTORS MANUFACTURED BY THIS PROCESS
DE2060264A1 (en) Holding device for semiconductor chips and method for connecting the holding device to the semiconductor chip
DE4341867A1 (en) Micro-assemblies printed mounting and assembly connectors printing method - involves pressing micro-components against connection areas on substrate to expand connecting material layers on these areas
EP0769214B1 (en) Process for producing an electrically conductive connection
DE60315469T2 (en) Heat dissipating insert, circuit with such an insert and method of manufacture
DE2528000B2 (en) Method for producing a soldering surface of relatively large dimensions
EP0075102A2 (en) Thyristor with a multi-layer PNPN semiconductor body and process for its manufacture
DE3226554A1 (en) Process for soldering a solderable chip to a support
DE60320513T2 (en) Manufacturing method for an electronic module with an active component on a substrate
EP0104580B1 (en) Process for making electrical chip components
DE3342279C1 (en) Soldering method and device for carrying out the method

Legal Events

Date Code Title Description
8120 Willingness to grant licences paragraph 23
8110 Request for examination paragraph 44
8131 Rejection