DE3062516D1 - Process for the self-alignment of differently doped regions of a semiconductor structure, and application of the process to the manufacture of a transistor - Google Patents

Process for the self-alignment of differently doped regions of a semiconductor structure, and application of the process to the manufacture of a transistor

Info

Publication number
DE3062516D1
DE3062516D1 DE8080400815T DE3062516T DE3062516D1 DE 3062516 D1 DE3062516 D1 DE 3062516D1 DE 8080400815 T DE8080400815 T DE 8080400815T DE 3062516 T DE3062516 T DE 3062516T DE 3062516 D1 DE3062516 D1 DE 3062516D1
Authority
DE
Germany
Prior art keywords
transistor
alignment
self
manufacture
application
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
DE8080400815T
Other languages
German (de)
English (en)
Inventor
Marcel Roche
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Thales SA
Original Assignee
Thomson CSF SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Thomson CSF SA filed Critical Thomson CSF SA
Application granted granted Critical
Publication of DE3062516D1 publication Critical patent/DE3062516D1/de
Expired legal-status Critical Current

Links

Classifications

    • H10P76/20—
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
    • H01L21/0271—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
    • H01L21/033—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
    • H10P76/40—
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/133—Reflow oxides and glasses
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/137—Resists
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/145—Shaped junctions

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Inorganic Chemistry (AREA)
  • Bipolar Transistors (AREA)
DE8080400815T 1979-06-22 1980-06-06 Process for the self-alignment of differently doped regions of a semiconductor structure, and application of the process to the manufacture of a transistor Expired DE3062516D1 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR7916055A FR2460037A1 (fr) 1979-06-22 1979-06-22 Procede d'auto-alignement de regions differemment dopees d'une structure de semi-conducteur

Publications (1)

Publication Number Publication Date
DE3062516D1 true DE3062516D1 (en) 1983-05-05

Family

ID=9226969

Family Applications (1)

Application Number Title Priority Date Filing Date
DE8080400815T Expired DE3062516D1 (en) 1979-06-22 1980-06-06 Process for the self-alignment of differently doped regions of a semiconductor structure, and application of the process to the manufacture of a transistor

Country Status (5)

Country Link
US (1) US4311533A (enExample)
EP (1) EP0021931B1 (enExample)
JP (1) JPS564278A (enExample)
DE (1) DE3062516D1 (enExample)
FR (1) FR2460037A1 (enExample)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3173581D1 (en) * 1980-10-28 1986-03-06 Toshiba Kk Masking process for semiconductor devices using a polymer film
US4398964A (en) * 1981-12-10 1983-08-16 Signetics Corporation Method of forming ion implants self-aligned with a cut
JPS61127174A (ja) * 1984-11-26 1986-06-14 Toshiba Corp 半導体装置の製造方法
US4945067A (en) * 1988-09-16 1990-07-31 Xerox Corporation Intra-gate offset high voltage thin film transistor with misalignment immunity and method of its fabrication
US5618384A (en) * 1995-12-27 1997-04-08 Chartered Semiconductor Manufacturing Pte, Ltd. Method for forming residue free patterned conductor layers upon high step height integrated circuit substrates using reflow of photoresist
US6458656B1 (en) * 2000-03-16 2002-10-01 Advanced Micro Devices, Inc. Process for creating a flash memory cell using a photoresist flow operation
US20050042421A1 (en) * 2002-03-04 2005-02-24 Kurt Schwarzwalder Multi-layer polymer component, apparatus and method
US20030165660A1 (en) * 2002-03-04 2003-09-04 Kurt Schwarzwalder Polymer component, apparatus and method

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR1437781A (fr) * 1964-04-21 1966-05-06 Philips Nv Procédé pour appliquer sur un support des couches métalliques séparées par un interstice
USB311264I5 (enExample) * 1964-12-31 1900-01-01
NL7005296A (enExample) * 1969-04-15 1970-10-19
FR2241875B1 (enExample) * 1973-08-21 1977-09-09 Radiotechnique Compelec
US3976524A (en) * 1974-06-17 1976-08-24 Ibm Corporation Planarization of integrated circuit surfaces through selective photoresist masking
US3920483A (en) * 1974-11-25 1975-11-18 Ibm Method of ion implantation through a photoresist mask
NL7602917A (nl) * 1975-03-21 1976-09-23 Western Electric Co Werkwijze voor het vervaardigen van een transis- tor.
US4022932A (en) * 1975-06-09 1977-05-10 International Business Machines Corporation Resist reflow method for making submicron patterned resist masks
GB1545208A (en) * 1975-09-27 1979-05-02 Plessey Co Ltd Electrical solid state devices
DE2754066A1 (de) * 1977-12-05 1979-06-13 Siemens Ag Herstellung einer integrierten schaltung mit abgestuften schichten aus isolations- und elektrodenmaterial
US4201800A (en) * 1978-04-28 1980-05-06 International Business Machines Corp. Hardened photoresist master image mask process
JPS54147789A (en) * 1978-05-11 1979-11-19 Matsushita Electric Ind Co Ltd Semiconductor divice and its manufacture
US4253888A (en) * 1978-06-16 1981-03-03 Matsushita Electric Industrial Co., Ltd. Pretreatment of photoresist masking layers resulting in higher temperature device processing

Also Published As

Publication number Publication date
EP0021931A1 (fr) 1981-01-07
FR2460037A1 (fr) 1981-01-16
JPS564278A (en) 1981-01-17
EP0021931B1 (fr) 1983-03-30
FR2460037B1 (enExample) 1982-12-31
US4311533A (en) 1982-01-19

Similar Documents

Publication Publication Date Title
JPS54157089A (en) Method of fabricating short channel transistor structure
JPS5359384A (en) Nnchannel mos silicon gate ram cell
DE2967090D1 (en) Process for the manufacture of field-effect transistors
JPS54154283A (en) Lateral transistor structure
JPS54144880A (en) Method of fabricating semiconductor device
DE2962217D1 (en) Method of fabrication of self-aligned field-effect transistors of the metal-semiconductor type
JPS551194A (en) Method of manufacturing mos semiconductor
JPS54125986A (en) Semiconductor including insulated gate type transistor
JPS54158882A (en) Method of fabricating field effect transistor
JPS5588338A (en) Method of fabricating semiconductor device
JPS54128683A (en) Method of fabricating emitterrbase matching bipolar transistor
DE2967388D1 (en) Semiconductor memory device and process for fabricating the device
DE3062516D1 (en) Process for the self-alignment of differently doped regions of a semiconductor structure, and application of the process to the manufacture of a transistor
JPS5591158A (en) Method of fabricating semiconductor device
GB2057759B (en) Semiconductor device production
DE2963044D1 (en) Process for producing integrated semiconductor devices having adjacent heavily doped semiconductor regions of the opposite-conductivity type
JPS5588321A (en) Method of fabricating semiconductor device
CA1017073A (en) Complementary insulated gate field effect transistor structure and process for fabricating the structure
JPS5621373A (en) Method of manufacturing vvmos transistor
JPS54146978A (en) Method of fabricating field effect transistor
JPS54111288A (en) Method of fabricating mos transistor
JPS54146982A (en) Method of fabricating semiconductor device
JPS5384571A (en) Insulating gate type field effect transistor and its manufacture
JPS5422785A (en) Mis-type semiconductor memory device and its manufacture
JPS5272580A (en) Production of semiconductor device

Legal Events

Date Code Title Description
8339 Ceased/non-payment of the annual fee