DE2835015A1 - Contacting system for semiconductor - embedded in compound on printed circuit board with conducting holes connecting to current supply leads - Google Patents
Contacting system for semiconductor - embedded in compound on printed circuit board with conducting holes connecting to current supply leadsInfo
- Publication number
- DE2835015A1 DE2835015A1 DE19782835015 DE2835015A DE2835015A1 DE 2835015 A1 DE2835015 A1 DE 2835015A1 DE 19782835015 DE19782835015 DE 19782835015 DE 2835015 A DE2835015 A DE 2835015A DE 2835015 A1 DE2835015 A1 DE 2835015A1
- Authority
- DE
- Germany
- Prior art keywords
- circuit board
- printed circuit
- semiconductor
- embedded
- contacting
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5383—Multilayer substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/22—Secondary treatment of printed circuits
- H05K3/28—Applying non-metallic protective coatings
- H05K3/284—Applying non-metallic protective coatings for encapsulating mounted components
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
Abstract
Description
Kontaktierung der Verbindungsstege von HalbleiterbauelementenContacting the connecting webs of semiconductor components
Die vorliegende Erfindung bezieht sich auf eine Kontaktierung der Verbindungsstege eines in einer Einbettmasse auf einer gedruckten Schaltungsplatte angeordneten Halbleiterbaucl emcntes.The present invention relates to a contacting of the Connecting webs one in an embedding compound on a printed circuit board arranged semiconductor component emcntes.
Die Kontaktierung von Halbleiterbauelementen, wie Siliziumzcllen erfolgt derart, daß Siliziumzellen in Form eines auf Band vestanzen Teil es hergestellt werden; sodann wird in einem Preßverfahren die Siliziumzelie in ein mit Füllstoff verschenes Epoxidharzsystem eingepreßt, wobei die Verbindungsstege an der Siliziumzelle in Form von abgebogenen Beinchen als Kontaktstuck zur Verfügung stehen. Da die Funktionseinheiten auf der Siliziumzelle immer dichter angeordnet werden, mijssen auch die dazugehörigen Leiterbahnen immer enger und feiner ausgeführt werden Das bekannte Kontaktierungsverfahren basiert auf einem Einzelsteckverfahren, bei dem mittels einer Lötwelle die Haftung und Befestigung der Bauteile bewirkt wird.The contacting of semiconductor components such as silicon cells takes place in such a way that silicon cells are made in the form of a part vestanzen on tape will; The silicon cell is then filled with filler in a pressing process Verschenes epoxy resin system pressed in, with the connecting webs on the silicon cell are available as contact pieces in the form of bent legs. As the functional units are arranged ever more densely on the silicon cell, the associated ones must also be arranged Conductor tracks are made ever closer and finer The well-known contacting process is based on a single plug-in process in which the adhesion is achieved by means of a solder wave and fastening of the components is effected.
Ein derartiges Verfahren ist wegen der engen Anordnung (ler Kontakte zueinander problematisch, da erhebliche Schwierigkeiten auftreten, um die Kontakte der sogenannten Beinchen auf dei Oberfläche der Siiiziumzeile auf Leiterplatten als Verbindungsebene zu übertragen.Such a method is because of the close arrangement (ler contacts problematic to one another, since considerable difficulties arise in order to establish the contacts the so-called pins on the surface of the silicon line on printed circuit boards to be transmitted as a connection level.
Der vorliegenden Erfindung liegt die Aufgabe zugninde, eine verbesserte Kontaktierung für die Siliziumzellen zu finden, wobei eine feste Verankerung im Isolicrstoff zu gewährleisten ist.The present invention seeks to provide an improved To find contact for the silicon cells, with a firm anchoring in the Isolicrstoff is to be guaranteed.
Diese Aufgabe wird erfindungsgemäß durch die im Kennzeichen des Anspruches 1 genannten Merkmale gelöst.This object is achieved according to the invention by the features in the characterizing part of the claim 1 mentioned features solved.
In einer bevorzugten Ausführungsform der Erfindung werden die ausgestanzten, flach liegenden Siliziumzellen als Band auf eine nich ausgehärtete, mit bekannten Katalysatoren für eine stromlose Metalisierung versehene Klebharzschicht für die bekannte Additiv-Technik zur Herstellung von gedruckten Schaltungen aufgelegt und zusammen mit der Kleberharzschicht ausgehirtet und in einem sogenannten Transferverfahren auf einem Insolierstoffträger verpreßt. Dadurch erfolgt eine mechanische Fixierung der Sillziumzellen in der Harzschicht. Durch die katalytische Harzschicht können auf der Oberfläche Leiterzüge im Additiv-Verfahren hergestellt werden.In a preferred embodiment of the invention, the punched, flat lying silicon cells as a tape on a non-hardened, with known Catalysts for an electroless metalization provided adhesive resin layer for the known additive technology for the production of printed circuits and Hardened together with the adhesive resin layer and in a so-called transfer process pressed onto an insulating material carrier. This results in mechanical fixation of the silicon cells in the resin layer. Through the catalytic resin layer you can Conductor tracks are produced on the surface using the additive process.
Die hontaktierung zwischen den Leiterzügen auf der Oberfläche und den Verbindungsstegen der Siliziumzelle erfolgt über bohrungen, die als Durchkontaktierung hergestellt werden.The contact between the conductors on the surface and The connecting webs of the silicon cell are made via holes, which are used as plated-through holes getting produced.
Die im Isolierstoff fest verankerten Siliziumzellen werden im sogenannten Additiv-Verfahren verbindungsfest gemacht.The silicon cells firmly anchored in the insulating material are called Additive process made connection-resistant.
Die Erfindung wird im folgenden anhand der Zeichnung an einem Ausführungsbeispiel erläutert: In der Zeichnung ist schematisch eine Kontaktierung eines Silizium-Halbleiterbauelementes auf einer Leiterplatte dargestellt Der Isolierstoffträger 1 einer Leiterplatte ist mit einer EleL-harzschicht 2 versehen, die zur besseren Anschaulichkeit verhältnismäßig sehr dick dargestellt worden ist.The invention is illustrated below with reference to the drawing using an exemplary embodiment explained: The drawing schematically shows a contacting of a silicon semiconductor component shown on a circuit board The insulating material 1 is a circuit board provided with an EleL-resin layer 2, which for better clarity is proportionate has been shown very thick.
Die Verbindungsstege 3 des Silizium-Halbleiterbauelementes 1 werden an ihren Anschlußpunkten von einer von der Oberflächee der Harzschicht ausgehenden Bohrung 5 getroffen. I)ie von der Siliziumzellenoberfläche ausgehenden Verbindungsstege 3 verteilen sich igelförmig nach allen Seiten. Ihre Anschlußpunkte liegen dreidimensional verteilt in der iiarzscjiiciit und wri <ieii von Durchkontaktierungsbohrung verschiedener Linge getroffen.The connecting webs 3 of the silicon semiconductor component 1 are at their connection points from one extending from the surface of the resin layer Hole 5 hit. I) ie connecting webs emanating from the silicon cell surface 3 are distributed in the shape of a hedgehog on all sides. Your connection points are three-dimensional distributed in the iiarzscjiiciit and wri <ieii of via hole different Linge hit.
Auf der Oberfläche der Harzschicht 2 sind Leiterzüge G ausgebildet, die mit den Bohrungen eine leitende Verbindung bildn können; dazu werden die Bohrungswandungen, auf derlen Katalysatore zur stromlosen Metallisierung freigelegt sind, in an sich bekannter Weise metallisiert, so daß sie eine Durchkontaktierung zu schen den Verbindungsstegen 3 und den Leiterzügen 6 bilden können.Conductor lines G are formed on the surface of the resin layer 2, which can form a conductive connection with the holes; for this purpose the bore walls, on which catalysts for electroless plating are exposed, in itself metallized in a known manner, so that they have a via to rule the connecting webs 3 and the conductor tracks 6 can form.
Durch die dreidimensionale Verteilung der Anschlußpunkte ensteht ein ausreichender Abstand zwischen den Verbindungsstegen, so dan eine gegenseitige ungewollte Berührung bzw. Kontaktierung vermieden worden kann.The three-dimensional distribution of the connection points creates a sufficient distance between the connecting webs, so dan a mutual unwanted Touching or contacting can be avoided.
Die erfindungsgemäße Kontakierung kann selbstverständlich auch mit Leiterzügen erfolgen, die in mehreren Lagen in der Schaltungsplatte angeordnet sein können.The contact according to the invention can of course also with Conductor runs are made, which are arranged in several layers in the circuit board can.
Claims (4)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE19782835015 DE2835015A1 (en) | 1978-08-10 | 1978-08-10 | Contacting system for semiconductor - embedded in compound on printed circuit board with conducting holes connecting to current supply leads |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE19782835015 DE2835015A1 (en) | 1978-08-10 | 1978-08-10 | Contacting system for semiconductor - embedded in compound on printed circuit board with conducting holes connecting to current supply leads |
Publications (1)
Publication Number | Publication Date |
---|---|
DE2835015A1 true DE2835015A1 (en) | 1980-02-14 |
Family
ID=6046670
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE19782835015 Withdrawn DE2835015A1 (en) | 1978-08-10 | 1978-08-10 | Contacting system for semiconductor - embedded in compound on printed circuit board with conducting holes connecting to current supply leads |
Country Status (1)
Country | Link |
---|---|
DE (1) | DE2835015A1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0592938A1 (en) * | 1992-10-16 | 1994-04-20 | AMEG Additive Metallisierung- Eentwicklungs und Anwendungsgesellschaft mbH | Process for mounting and contacting electronic components on an insulating support |
-
1978
- 1978-08-10 DE DE19782835015 patent/DE2835015A1/en not_active Withdrawn
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5510139A (en) * | 1992-01-16 | 1996-04-23 | Ameg Additive Metallisierung-Entwicklunge-Und Anwendungssesellshaft Gmbh | Process for assembly and bonding of electronic components on an insulating support |
EP0592938A1 (en) * | 1992-10-16 | 1994-04-20 | AMEG Additive Metallisierung- Eentwicklungs und Anwendungsgesellschaft mbH | Process for mounting and contacting electronic components on an insulating support |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0004899B1 (en) | Process for forming electrically conducting and oscillation-free connections between printed circuits on the back surfaces of circuit plates and spring contacts of strips with spring contacts, as well as a suitable strip with spring contacts | |
US4434321A (en) | Multilayer printed circuit boards | |
DE4142138C2 (en) | Electrical control unit | |
DE3639420A1 (en) | ELECTRICAL CONNECTING COMPONENT AND METHOD FOR THE PRODUCTION THEREOF | |
DE2554965A1 (en) | ELECTRIC COMPACT WIRING ARRANGEMENT | |
DE2752438A1 (en) | ARRANGEMENT FOR PACKING MONOLITHICALLY INTEGRATED SEMI-CONDUCTOR CIRCUITS | |
DE69723801T2 (en) | Manufacturing process of a contact grid semiconductor package | |
DE10114897A1 (en) | Electronic component | |
DE102005003125A1 (en) | High-frequency electrical circuit for multi-chip module, has electrical components mechanically connected with each other by sealing compound and provided with conductive strip layers, which electrically connects components with each other | |
DE19527661A1 (en) | Carrier comprising electrical conductors with an electronic component and method for contacting conductors of a substrate with contact warts of an electronic component | |
DE4235019C1 (en) | Printed circuit board manufacture as well as assembly and contacting processes for components by electroless metal deposition | |
DE3536821C2 (en) | ||
DE19961116A1 (en) | PCB arrangement | |
DE2835015A1 (en) | Contacting system for semiconductor - embedded in compound on printed circuit board with conducting holes connecting to current supply leads | |
DE4129964C2 (en) | Method for producing an electrically conductive fastening of an integrated circuit on a printed circuit | |
DE19816794A1 (en) | Printed circuit board system, for electronic combination instrument | |
EP0007993A1 (en) | Conductor plate for mounting and electrically connecting semiconductor chips | |
DE10302022A1 (en) | Chip scale package comprises conductive layers formed on upper and lower chip surfaces and electrode surfaces on same side surfaces of conductive layers | |
DE3821121A1 (en) | Method of manufacture of contact carriers | |
DE1937508B2 (en) | METHOD FOR MANUFACTURING AN INSULATING CARRIER PROVIDED WITH ELECTRICAL TRACKS AND / OR ELECTRICAL THROUGH CONTACTS | |
WO1991009511A3 (en) | Electrical conductors of conductive resin | |
DE2338647A1 (en) | Printed circuit board with through-plating - provides high quality general purpose circuit mounting facility | |
DE10206440A1 (en) | Circuit board through-hole connection method, by filling holes or openings with conductive adhesive and mounting SMD components | |
JPS647592A (en) | Manufacture of printed wiring board | |
WO2002027791A2 (en) | Polymer stud grid array and method for production thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
OD | Request for examination | ||
8120 | Willingness to grant licences paragraph 23 | ||
8139 | Disposal/non-payment of the annual fee |