DE2805008A1 - HF transistor with strip shaped emitter zone - has collector doping in strips or grid to reduce collector-base capacitance - Google Patents
HF transistor with strip shaped emitter zone - has collector doping in strips or grid to reduce collector-base capacitanceInfo
- Publication number
- DE2805008A1 DE2805008A1 DE19782805008 DE2805008A DE2805008A1 DE 2805008 A1 DE2805008 A1 DE 2805008A1 DE 19782805008 DE19782805008 DE 19782805008 DE 2805008 A DE2805008 A DE 2805008A DE 2805008 A1 DE2805008 A1 DE 2805008A1
- Authority
- DE
- Germany
- Prior art keywords
- collector
- base
- doping
- strips
- zone
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
- 238000009792 diffusion process Methods 0.000 claims abstract description 5
- 238000002513 implantation Methods 0.000 claims abstract description 5
- 239000004065 semiconductor Substances 0.000 claims abstract 2
- 239000000758 substrate Substances 0.000 abstract description 3
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/0821—Collector regions of bipolar transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/0804—Emitter regions of bipolar transistors
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Bipolar Transistors (AREA)
Abstract
Description
Ho cbfre quenztransi storHo cbfrequenztransi stor
Die Erfindung betrifft einen Hochfrequenztransistor mit einer Basiszone und einer in die Basiszone eingebrachten streifen- beziehungsweise gitterförmigen Emitterzone.The invention relates to a high-frequency transistor with a base zone and one introduced into the base zone in the form of a strip or grid Emitter zone.
Hochfrequenztransistoren haben bekanntlich streifen-oder gitterförmige Emitterzonen. Diese Emitterzonen können zwar sehr schmal hergestellt werden, jedoch ist ein enger Abstand zwischen einzelnen Streifen nicht möglich. Außerdem würden kleine Basisanschlußbreiten dem Basiskontaktwiderstand in unerwünschter Weise erhöhen. Dies bedeutet, daß die Basisfläche eines Hochfrequenztransistors viel größer als die Emitterfläche und damit als die tatsächlich wirksame Basisfläche ist.As is known, high-frequency transistors are strip-shaped or lattice-shaped Emitter zones. These emitter zones can be made very narrow, however a close spacing between individual strips is not possible. Besides, would small base connection widths undesirably increase the base contact resistance. This means that the base area of a high frequency transistor is much larger than is the emitter area and thus the actually effective base area.
Hierdurch wird die Kollektor-Basis-Kapazität erhöht und somit die Verstärkung verringert.This increases the collector-base capacity and thus the Gain decreased.
Es ist daher Aufgabe der Erfindung, einen Hochfrequenztransistor mit geringer Kollektor-Basis-Kapazität und hoher Verstärkung anzugeben.It is therefore an object of the invention to provide a high-frequency transistor with indicate low collector-base capacitance and high gain.
Diese Aufgabe wird erfindungsgemäß dadurch gelöst, daß zur Verringerung der Kollektor-Basis-Kapazität die Kollektordotierung streifen- beziehungsweise gitterförmig ausgeführt ist.This object is achieved according to the invention in that to reduce of the collector-base capacitance, the collector doping is strip-shaped or lattice-shaped is executed.
Bei der Erfindung wird also die Kollektordotierung streifen- beziehungsweise gitterförmig ausgeführt, wodurch sich die Kollektor-Basis-Kapazität verringert.In the invention, the collector doping is strip or In the form of a grid, which reduces the collector-base capacitance.
Vorzugsweise wird dabei die Kollektordotierung in der Nähe zu den Emitterstreifen wesentlich höher gewählt als zwischen den Emitterstreifen.The collector doping is preferably close to the Emitter strips chosen to be much higher than between the emitter strips.
Nachfolgend wird die Erfindung an Hand der Zeichnung näher erläutert, in deren einziger Figur ein Hochfrequenztransistor im Schnitt gezeigt ist.The invention is explained in more detail below with reference to the drawing, in the single figure of which a high-frequency transistor is shown in section.
Auf ein mit etwa 5 . 1018 Atomen/cm3 dotiertes N-leitendes Substrat 1 wird eine mit höchstens 1014 Atomen/cm3 dotierte N-leitende epitaktische Schicht 2 aufgebracht. In diese epitaktische Schicht 2 werden durch Diffusion oder Implantation mit etwa 2 . 1015 Atomen/cm3 höher dotierte N-leitende Streifen beziehungsweise Flecken 3 eingebracht. Diese Streifen oder Flecken 3 reichen bis zum Substrat 1. Anschließend wird auf die Schicht 2 eine weitere epitaktische Schicht 4 aufgebracht, die N-leitend ist und eine Dotierung von 1017 Atomen/cm3 aufweist. Die weitere epitaktische Schicht 4 kann auch gleich die Basisdotierung enthalten, wenn die Basis seitlich durch eine Mesaätzung oder eine Oxydisolation oder eine N-dotierte Zone begrenzt wird. In diese Schicht 4 wird sodann durch Diffusion oder Implantation eine P-dotierte Basiszone 5 bis zur Schicht 2 eingebracht. Schließlich werden in diese Basiszone 5 durch Diffusion oder Implantation oberhalb der Streifen 3 Emitterstreifen 6 eingebracht, die N-leitend sind.On a with about 5. 1018 atoms / cm3 doped N-conductive substrate 1 becomes an N-type epitaxial layer doped with a maximum of 1014 atoms / cm3 2 applied. In this epitaxial layer 2 are by diffusion or implantation with about 2. 1015 atoms / cm3 higher doped N-type strips respectively Stains 3 introduced. These strips or spots 3 extend as far as the substrate 1. A further epitaxial layer 4 is then applied to layer 2, which is N-conductive and has a doping of 1017 atoms / cm3. The more epitaxial Layer 4 can also contain the base doping, if the base is on the side limited by a mesa etching or an oxide insulation or an N-doped zone will. A P-doped layer is then made into this layer 4 by diffusion or implantation Base zone 5 introduced up to layer 2. Finally, in this base zone 5 by diffusion or implantation above the strips 3 emitter strips 6 introduced, which are N-conductive.
Um den Basisanschlußwiderstand zu verringern, kann die Basiszone 5 im Basiskontaktbereich tiefer in die Schicht 4 eingebracht werden, wie dies durch eine Ausbuchtung 7 angedeutet ist. Da nämlich diese Ausbuchtung 7 an einen hochohmigen Kollektorbereich angrenzt, ist die dadurch hierbei geführte Kollektor-Basis-Kapazität nur gering.In order to reduce the base connection resistance, the base zone 5 be introduced deeper into the layer 4 in the base contact area, as is done by a bulge 7 is indicated. Because this bulge 7 to a high resistance The collector-base capacitance is thereby carried out only slightly.
Selbstverständlich kann der erfindungsgemäße Hochfrequenztransistor auch integriert ausgeführt und/oder für logische Schaltkreise verwendet werden.Of course, the high-frequency transistor according to the invention can also be integrated and / or used for logic circuits.
5 Patentansprüche 1 Figur5 claims 1 figure
Claims (5)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE19782805008 DE2805008A1 (en) | 1978-02-06 | 1978-02-06 | HF transistor with strip shaped emitter zone - has collector doping in strips or grid to reduce collector-base capacitance |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE19782805008 DE2805008A1 (en) | 1978-02-06 | 1978-02-06 | HF transistor with strip shaped emitter zone - has collector doping in strips or grid to reduce collector-base capacitance |
Publications (1)
Publication Number | Publication Date |
---|---|
DE2805008A1 true DE2805008A1 (en) | 1979-08-09 |
Family
ID=6031282
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE19782805008 Ceased DE2805008A1 (en) | 1978-02-06 | 1978-02-06 | HF transistor with strip shaped emitter zone - has collector doping in strips or grid to reduce collector-base capacitance |
Country Status (1)
Country | Link |
---|---|
DE (1) | DE2805008A1 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0214802A2 (en) * | 1985-08-26 | 1987-03-18 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device having an abrupt junction and method of manufacturing same using epitaxy |
DE3903284A1 (en) * | 1988-02-03 | 1989-08-17 | Toshiba Kawasaki Kk | BIPOLAR TRANSISTOR |
WO2004008542A1 (en) * | 2002-07-16 | 2004-01-22 | Infineon Technologies Ag | Bipolar high-frequency transistor and method for the production thereof |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE1614827B1 (en) * | 1967-06-22 | 1972-05-31 | Telefunken Patent | Method of manufacturing a transistor |
DE2447867A1 (en) * | 1973-10-20 | 1975-04-30 | Philips Nv | SEMI-CONDUCTOR ARRANGEMENT |
-
1978
- 1978-02-06 DE DE19782805008 patent/DE2805008A1/en not_active Ceased
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE1614827B1 (en) * | 1967-06-22 | 1972-05-31 | Telefunken Patent | Method of manufacturing a transistor |
DE2447867A1 (en) * | 1973-10-20 | 1975-04-30 | Philips Nv | SEMI-CONDUCTOR ARRANGEMENT |
Non-Patent Citations (1)
Title |
---|
US-ZS: "Proc. of the IEEE", Bd. 50, Nr. 4, April 1968, Seiten 742 und 743 * |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0214802A2 (en) * | 1985-08-26 | 1987-03-18 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device having an abrupt junction and method of manufacturing same using epitaxy |
EP0214802A3 (en) * | 1985-08-26 | 1987-09-02 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device having an abrupt junction and method of manufacturing same using epitaxy |
DE3903284A1 (en) * | 1988-02-03 | 1989-08-17 | Toshiba Kawasaki Kk | BIPOLAR TRANSISTOR |
WO2004008542A1 (en) * | 2002-07-16 | 2004-01-22 | Infineon Technologies Ag | Bipolar high-frequency transistor and method for the production thereof |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE2449688A1 (en) | PROCESS FOR PRODUCING A DOPED ZONE OF A CONDUCTIVITY TYPE IN A SEMICONDUCTOR BODY AND TRANSISTOR PRODUCED BY THIS PROCESS | |
DE2507366C3 (en) | Method for suppressing parasitic circuit elements | |
DE3509899A1 (en) | MOS TRANSISTOR ARRANGEMENT WITH VARIABLE CONDUCTIVITY | |
DE1944793C3 (en) | Method for manufacturing an integrated semiconductor device | |
CH615781A5 (en) | ||
CH661150A5 (en) | METHOD FOR PRODUCING A NARROW NUT IN A SUBSTRATE AREA, IN PARTICULAR A SEMICONDUCTOR SUBSTRATE AREA. | |
DE2805442A1 (en) | PROCESS FOR PRODUCING A SCHOTTKY BARRIER LAYER SEMI-CONDUCTOR COMPONENT | |
DE2605641C3 (en) | High frequency transistor and process for its manufacture | |
DE2133979C3 (en) | Method for manufacturing a semiconductor device | |
DE2627203A1 (en) | Semiconductor device and process for its production | |
DE2124764A1 (en) | Method for producing a semiconductor arrangement | |
DE3020609C2 (en) | Method for manufacturing an integrated circuit having at least one I → 2 → L element | |
DE1259469B (en) | Process for the production of inversion layer-free semiconductor junctions | |
DE2364752A1 (en) | SEMI-CONDUCTOR DEVICE | |
DE2728845A1 (en) | METHOD OF MANUFACTURING A HIGH FREQUENCY TRANSISTOR | |
DE2236897A1 (en) | METHOD FOR MANUFACTURING SEMI-CONDUCTIVE COMPONENTS | |
DE2805008A1 (en) | HF transistor with strip shaped emitter zone - has collector doping in strips or grid to reduce collector-base capacitance | |
DE2600375A1 (en) | MORE COMPLEMENTARY TRANSISTOR STRUCTURE AND METHOD FOR PRODUCING IT | |
DE1644025A1 (en) | Semiconductor arrangement with diffused zone transitions | |
DE2627922A1 (en) | SEMI-CONDUCTOR COMPONENT | |
DE2510951A1 (en) | METHOD FOR PRODUCING A SEMICONDUCTOR ARRANGEMENT WITH AN INSULATING LAYER SINKED IN A SEMICONDUCTOR BODY AND A SEMICONDUCTOR ARRANGEMENT PRODUCED BY THIS METHOD | |
DE19523333A1 (en) | Bipolar semiconductor device | |
DE1764765A1 (en) | Semiconductor component | |
CH619072A5 (en) | ||
DE2431813C2 (en) | Process for forming a diffusion-inhibiting, buried layer in the manufacture of a semiconductor component |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8110 | Request for examination paragraph 44 | ||
8131 | Rejection |