DE1805708U - SEMI-CONDUCTOR ARRANGEMENT. - Google Patents
SEMI-CONDUCTOR ARRANGEMENT.Info
- Publication number
- DE1805708U DE1805708U DET10693U DET0010693U DE1805708U DE 1805708 U DE1805708 U DE 1805708U DE T10693 U DET10693 U DE T10693U DE T0010693 U DET0010693 U DE T0010693U DE 1805708 U DE1805708 U DE 1805708U
- Authority
- DE
- Germany
- Prior art keywords
- semiconductor
- arrangement according
- semiconductor arrangement
- ring base
- barrier layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1305—Bipolar Junction Transistor [BJT]
Landscapes
- Bipolar Transistors (AREA)
Description
"Halbleiteranordnung"
Unter der Bezeichnung"Mesatransistor"versteht man bekanntlich eine Halbleiteranordnung, bei der die Basiszone durch Eindiffusion kontrastierender Störstellen hergestellt und die Ausdehnung der Kollektorsperrschicht durch einen ätzprozeß bestimmt wird. Da eine Plächenbegrenzung bei Diffusionsvorgängen nicht oder nur schwer möglich ist, muß die durch Diffusion entstandene Sperrschicht, die in ihrer Größe zunächst der Kristallausdehnung entspricht, aus Kapazitätsgründen in ihrer Flächenausdehnung begrenzt werden, Eine solche Begrenzung erzielt man bekanntlich durch Einwirkung eines Ätzmittels, wobei der nicht abzuätzende Teil durch geeignete Mittel abgedeckt wird ; zur Abdeckung der nicht abzuätzenden Teile eignen sich z. B. Paraffine. Bei den für "Mesatransistoren"gebrechlichen Abmessungen ist aber eine Begrenzung des nicht abzuätzenden Teiles sehr schwierig, da die kleinen Abmessungen eine Abdeckung erschweren Gemäß der Neuerung wird nun vorgeschlagen, daß ein Ringbasisanschluß aus säurebeständigem Material verwendet wird, dessen Außendurchmesser die Größe der Kollektorsperrschicht bestimmt.As is well known, the term "mesa transistor" is understood to mean a Semiconductor arrangement in which the base zone is formed by diffusion of contrasting impurities produced and the expansion of the collector barrier layer determined by an etching process will. Since a surface limitation in diffusion processes is not possible or only with difficulty is, the barrier layer created by diffusion must first of all be larger in size corresponds to the size of the crystal, for reasons of capacity in terms of its surface area It is well known that such a limitation is achieved through action an etchant, the part not to be etched being covered by suitable means will ; to cover the parts not to be etched are e.g. B. Paraffins. at the fragile dimensions for "mesa transistors" is a limitation of the not to be etched part very difficult because the small dimensions make a cover difficult According to the innovation, it is now proposed that a ring base connection Made of acid-proof material, the outer diameter of which is the size the collector barrier layer.
Die Neuerung bringt den Vorteil, daß der Basisanschluß zugleich als Ätzbegrenzung dient und somit eine Abdeckung nicht mehr erforderlich ist. Andererseits hat ein Ringbasisanschluß auch bei "Mesatransistoren"den von anderen Anordnungen bereits bekannten Vorteil geringen Basiswiderstandes und wirkt sich daher vorteilhafter aus als der bisher bei"Mesatransistoren"übliche Basisanschluß, der darin besteht, daß der Basisstreifen bzw. die Legierungskontakte sperrschichtfrei auf die Halbleiteroberfläche aufgebracht werden. Natürlich muß der Pingbmsanschluß dann aus einem Material bestehen, welches von den üblichen Ätzmitteln nicht angegriffen wird. Ein geeignetes Material ist z. B. Gold, welches zur Erzielung eines niedrigen Basiswiderstandes bei n-Halbleiterkristallen beispielsweise mit Antimon und bei p-Halbleiterkristallen mit Galliunn i ert ist.The innovation has the advantage that the base connection is also used as a Etch limitation is used and thus a cover is no longer required. on the other hand a ring base connection also has that of other arrangements with "mesa transistors" already known advantage of low base resistance and is therefore more advantageous than the base connection that has been customary for "mesa transistors" up to now, which consists of that the base strip or the alloy contacts on the semiconductor surface without a barrier layer be applied. Of course, the pingbms connection must then consist of a material which is not attacked by the usual caustic agents. A suitable material is z. B. Gold, which is used to achieve a low base resistance in n-type semiconductor crystals for example with antimony and in p-semiconductor crystals with Galliunn i ert.
Wird die Verbindung zwischen Basisring und Halbleiterkörper nicht durch Thermokompression, sondern durch Legieren hergestellt, so muß allerdings ein Ring verwendet werden, der nur oberflächlich mit einer Goldschicht versehen ist. Ein Basisring ganz aus Gold würde den Nachteil haben, daß beim Legierungsprozess zuviel Halbleitermaterial gelöst wird. Als Drahtkern eignen sich z. B.The connection between the base ring and the semiconductor body will not produced by thermocompression, but by alloying, so must be a Ring can be used, which is only superficially provided with a gold layer. A base ring all off Gold would have the disadvantage of being in the alloying process too much semiconductor material is dissolved. As a wire core z. B.
Molybdän, Aluminium oder Nickel.Molybdenum, aluminum or nickel.
Die Neuerung soll an einem Ausführungsbeispiel näher erläutert
Da es sich beim Mesatransistor um einen Hochfrequenztransistor handelt, hat die n-Diffusionsschicht 3 ein Leitfähigkeitsgefälle.Since the mesa transistor is a high frequency transistor, the n-diffusion layer 3 has a conductivity gradient.
Um eine Vorstellung von den gebräuchlichen Abmessungen zu erhalten, sei noch angeführt, dar der Außendurchmesser des Basisringanschlusses beispielsweise 360/u betragen kann. Die inmitten des Basisringanschlusses befindliche Emitterlegierungspille hat einen Durchmesser von etwa 100, u. Der Durchmesser des verwendeten den Drahtes beträgt 50/u und die in/etwa 100 m starken Halbleiterkörper eindiffundierte Schicht hat im Ausführungsbeispiel eine Tiefe von 8 u.To get an idea of the common dimensions, it should also be mentioned that the outer diameter of the base ring connection is for example Can be 360 / u. The emitter alloy pill located in the middle of the base ring connector has a diameter of about 100 u. The diameter of the wire used is 50 / u and the layer diffused into / about 100 m thick semiconductor body has a depth of 8 u in the embodiment.
Claims (7)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DET10693U DE1805708U (en) | 1959-05-21 | 1959-05-21 | SEMI-CONDUCTOR ARRANGEMENT. |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DET10693U DE1805708U (en) | 1959-05-21 | 1959-05-21 | SEMI-CONDUCTOR ARRANGEMENT. |
Publications (1)
Publication Number | Publication Date |
---|---|
DE1805708U true DE1805708U (en) | 1960-02-11 |
Family
ID=32919799
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DET10693U Expired DE1805708U (en) | 1959-05-21 | 1959-05-21 | SEMI-CONDUCTOR ARRANGEMENT. |
Country Status (1)
Country | Link |
---|---|
DE (1) | DE1805708U (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE1151323B (en) * | 1959-08-11 | 1963-07-11 | Rca Corp | Semiconductor component with a disk-shaped semiconductor body with at least one plateau-like elevation and method for its production |
-
1959
- 1959-05-21 DE DET10693U patent/DE1805708U/en not_active Expired
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE1151323B (en) * | 1959-08-11 | 1963-07-11 | Rca Corp | Semiconductor component with a disk-shaped semiconductor body with at least one plateau-like elevation and method for its production |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE1614283C3 (en) | Method for manufacturing a semiconductor device | |
DE1073111B (en) | Method for producing a flat transistor with a surface layer of increased concentration of impurities at the free points between the electrodes on a single-crystal semiconductor body | |
DE1282196B (en) | Semiconductor component with a protection device for its pn transitions | |
DE2133979C3 (en) | Method for manufacturing a semiconductor device | |
DE1087704B (en) | Method for producing semiconductor arrangements with at least one p-n junction | |
DE1246685B (en) | Method for manufacturing a semiconductor device | |
DE1194500B (en) | A semiconductor device having a plurality of inserted strip-shaped zones of a conductivity type and a method of manufacturing | |
DE1489193C3 (en) | Method for manufacturing a semiconductor device | |
DE1805708U (en) | SEMI-CONDUCTOR ARRANGEMENT. | |
DE1269732C2 (en) | METHOD FOR MANUFACTURING SEMICONDUCTOR ARRANGEMENTS | |
DE1274243B (en) | METHOD OF MANUFACTURING A TUNNEL DIODE | |
DE2133977C3 (en) | Semiconductor component | |
DE1130525B (en) | Flat transistor with a disk-shaped semiconductor body of a certain conductivity type | |
AT201114B (en) | Process for the manufacture of semiconducting devices | |
DE2153196A1 (en) | Electroluminescent display device | |
DE1071846B (en) | ||
DE1769271C3 (en) | Method of manufacturing a solid-state circuit | |
DE1116829B (en) | Method for manufacturing a semiconductor device | |
DE2855768C3 (en) | Monolithic integrated circuit | |
DE2038283C3 (en) | Semiconductor component | |
DE1789171C2 (en) | Method for manufacturing a semiconductor device | |
DE1212642C2 (en) | Semiconductor component, in particular mesa transistor, with two electrodes with as small a surface as possible with parallel edges and a method of manufacturing | |
AT232549B (en) | Tunnel diode | |
AT238256B (en) | Free swinging toggle switch | |
DE1954443B2 (en) | Semiconductor component with a Schottky junction and method for its manufacture |