DE1546045C3 - Method for producing a certain etched structure in a silicon nitride layer located on a semiconductor body - Google Patents
Method for producing a certain etched structure in a silicon nitride layer located on a semiconductor bodyInfo
- Publication number
- DE1546045C3 DE1546045C3 DE1966T0031260 DET0031260A DE1546045C3 DE 1546045 C3 DE1546045 C3 DE 1546045C3 DE 1966T0031260 DE1966T0031260 DE 1966T0031260 DE T0031260 A DET0031260 A DE T0031260A DE 1546045 C3 DE1546045 C3 DE 1546045C3
- Authority
- DE
- Germany
- Prior art keywords
- layer
- silicon nitride
- etching
- etched
- nitride layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 229910052581 Si3N4 Inorganic materials 0.000 title claims description 24
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 title claims description 23
- 239000004065 semiconductor Substances 0.000 title claims description 15
- 238000004519 manufacturing process Methods 0.000 title claims 8
- 238000005530 etching Methods 0.000 claims description 20
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 14
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 claims description 12
- 238000009792 diffusion process Methods 0.000 claims description 10
- 229920002120 photoresistant polymer Polymers 0.000 claims description 8
- 239000000377 silicon dioxide Substances 0.000 claims description 6
- 235000012239 silicon dioxide Nutrition 0.000 claims description 5
- VYZAMTAEIAYCRO-UHFFFAOYSA-N Chromium Chemical compound [Cr] VYZAMTAEIAYCRO-UHFFFAOYSA-N 0.000 claims description 3
- ZOKXTWBITQBERF-UHFFFAOYSA-N Molybdenum Chemical compound [Mo] ZOKXTWBITQBERF-UHFFFAOYSA-N 0.000 claims description 3
- 229910052804 chromium Inorganic materials 0.000 claims description 3
- 239000011651 chromium Substances 0.000 claims description 3
- 229910052802 copper Inorganic materials 0.000 claims description 3
- 239000010949 copper Substances 0.000 claims description 3
- 229910052750 molybdenum Inorganic materials 0.000 claims description 3
- 239000011733 molybdenum Substances 0.000 claims description 3
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 claims description 3
- 229910052721 tungsten Inorganic materials 0.000 claims description 3
- 239000010937 tungsten Substances 0.000 claims description 3
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims description 2
- 239000010410 layer Substances 0.000 claims 33
- 238000000034 method Methods 0.000 claims 10
- 229910004298 SiO 2 Inorganic materials 0.000 claims 5
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims 5
- 229910052710 silicon Inorganic materials 0.000 claims 5
- 239000010703 silicon Substances 0.000 claims 5
- MYMOFIZGZYHOMD-UHFFFAOYSA-N Dioxygen Chemical compound O=O MYMOFIZGZYHOMD-UHFFFAOYSA-N 0.000 claims 3
- 230000000873 masking effect Effects 0.000 claims 2
- 150000004767 nitrides Chemical class 0.000 claims 2
- 229910000510 noble metal Inorganic materials 0.000 claims 2
- 229910052760 oxygen Inorganic materials 0.000 claims 2
- 239000001301 oxygen Substances 0.000 claims 2
- 239000011241 protective layer Substances 0.000 claims 2
- 229910052814 silicon oxide Inorganic materials 0.000 claims 2
- DDFHBQSCUXNBSA-UHFFFAOYSA-N 5-(5-carboxythiophen-2-yl)thiophene-2-carboxylic acid Chemical compound S1C(C(=O)O)=CC=C1C1=CC=C(C(O)=O)S1 DDFHBQSCUXNBSA-UHFFFAOYSA-N 0.000 claims 1
- 229910003902 SiCl 4 Inorganic materials 0.000 claims 1
- 238000006243 chemical reaction Methods 0.000 claims 1
- 229910052732 germanium Inorganic materials 0.000 claims 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 claims 1
- 238000010438 heat treatment Methods 0.000 claims 1
- 239000012535 impurity Substances 0.000 claims 1
- 230000002401 inhibitory effect Effects 0.000 claims 1
- 239000004922 lacquer Substances 0.000 claims 1
- 230000003647 oxidation Effects 0.000 claims 1
- 238000007254 oxidation reaction Methods 0.000 claims 1
- 230000001590 oxidative effect Effects 0.000 claims 1
- 238000002161 passivation Methods 0.000 claims 1
- 230000007547 defect Effects 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 239000010970 precious metal Substances 0.000 description 1
- 238000011144 upstream manufacturing Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31105—Etching inorganic layers
- H01L21/31111—Etching inorganic layers by chemical means
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31144—Etching the insulating layers by chemical or physical means using masks
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- General Chemical & Material Sciences (AREA)
- Inorganic Chemistry (AREA)
- Weting (AREA)
- Drying Of Semiconductors (AREA)
Description
der Diffusion als Diffusionsmaske wirkt, die keine Diffusionsstörstellen in den der Schicht 2 vorgelagerten Bereich des Halbleiterkörpers eindringen läßt.the diffusion acts as a diffusion mask that has no diffusion defects in the layer 2 upstream Can penetrate the area of the semiconductor body.
Das Wesen der Erfindung besteht also darin, daß man auf dem Siliziumnitrid an Stelle einer Ätzmaske aus Fotolack eine Ätzmaske aus Siliziumdioxyd oder aus einem anderen Material erzeugt, das auf dem Siliziumnitrid besser haftet als ein Fotolack. Für eine Ätzmaske kommen außer Siliziumdioxyd beispielsweise auch Metalle in Frage, die gegen die verwendete Ätzlösung resistent sind. Bei Verwendung von Flußsäure oder deren Lösungen eignen sich für die Ätzmaske beispielsweise Edelmetalle, Chrom, Kupfer, Wolfram oder Molybdän.The essence of the invention consists in that one on the silicon nitride instead of an etching mask an etching mask made of silicon dioxide or another material produced on the Silicon nitride adheres better than a photoresist. In addition to silicon dioxide, for example, for an etching mask also metals in question, which are resistant to the etching solution used. When using Hydrofluoric acid or its solutions are suitable for the etching mask, for example precious metals, chromium, copper, Tungsten or molybdenum.
Hierzu 2 Blatt ZeichnungenFor this purpose 2 sheets of drawings
Claims (2)
Halbleiterkörper nur im Fensterbereich gestatten, Mit Hilfe der Fotolacktechnik wird in die SiO2-während außerhalb der Fensterbereiche die Schutz- Schicht 3 eine Ätzstruktur eingebracht, die nach schicht maskierend wirkt. Durch solche Diffusions- 40 F i g. 3 aus den öffnungen 4 besteht. Nach Entfermasken wird eine gezielte Eindiffusion erreicht, die nung der in F i g. 3 nicht eingezeichneten und zur nur in bestimmten Bereichen des Halbleiterkörpers Herstellung der Ätzstruktur auf die SiO2-Schicht 3 erfolgt. Im allgemeinen werden die diffusionshemmen- erforderlichen Fotolackschicht wird der Halbleiterden Schichten, wie beispielsweise in der Planar- körper der F i g. 3 oxydiert, indem er beispielsweise technik, als Schutzschichten auf dem Halbleiter- 45 in einem Sauerstoffstrom bei 1250C gelagert wird, körper belassen. Eine solche Sauerstoffbehandlung bewirkt nachThe etched structure exists when the silicon nitride layer 2 is now used as a diffusion mask according to the silicon nitride layer, for example 35 FIG. 2 in another pyrolytic process, sometimes from openings, the so-called diffusion feed from orthosilicic acid ethyl ester, an SiO 2 windowa, which diffuses impurities in the layer 3 of z. B. 0.5 to 1 μ thick deposited.
Allow semiconductor bodies only in the window area. With the help of photoresist technology, the protective layer 3 is introduced into the SiO 2 while outside the window areas, which has a masking effect after the layer. Such diffusion 40 F i g. 3 consists of the openings 4. After removal masks, a targeted diffusion is achieved, the voltage of the in FIG. 3, not drawn in, and for producing the etching structure on the SiO 2 layer 3 only in certain regions of the semiconductor body. In general, the diffusion-inhibiting photoresist layer is required of the semiconductor layers, for example in the planar body of FIG. 3 is oxidized by, for example, leaving the body as protective layers on the semiconductor 45 in an oxygen stream at 125 ° C. Such an oxygen treatment causes after
allerdings gegenüber Siliziumoxyd einen wesentlichen Die Anordnung der F i g. 5 erhält man, wenn manare than those of silica. Silicon nitride has window areas, the oxidized areas 5.
However, compared to silicon oxide, the arrangement of FIGS. 5 is obtained if one
aus dieser Schicht eine Ätzmaske zum anschließenden Die in die Schicht 2 gemäß F i g. 5 eingeätzten öff-Ätzen der Siliziumnitridschicht hergestellt wird, indem 65 nungen dienen in der Planartechnik als Diffusionsdie vorgesehene Ätzstruktur in diese Schicht mit fenster zur Herstellung von Halbleiterzonen in beHilfe der an sich bekannten Fotolacktechnik einge- stimmten Bereichen des Halbleiterkörpers, während ätzt wird. der nicht geätzte Teil der Siliziumnitridschicht 2 beiThe invention is based on the object of providing a hydrofluoric acid etch, for example in a Tempe process, which is produced from 50 to 60 ° C., the silicon nitride-silicon nitride layers with a certain etching layer 2 in the through the openings 4 exposed structure allowed on semiconductor bodies. In order to solve this problem, areas up to the surface of the semiconductor body 1 are etched through in such a method, so that what was originally proposed in the SiO 2 according to the invention that the silicon layer 3 of FIG. 3 and 4 existing etching structure nitride layer is initially covered with a layer, is also etched into the silicon nitride layer 2. In the case of silicon dioxide, a noble metal, chromium, this etching process is based on the silicon nitride-copper, tungsten or molybdenum, and that layer previously produced SiO 2 layer 3 is removed,
from this layer an etching mask for the subsequent die in the layer 2 according to FIG. 5 etched open-etching of the silicon nitride layer is produced by 65 openings serve as diffusion in planar technology. the non-etched part of the silicon nitride layer 2 at
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE1966T0031260 DE1546045C3 (en) | 1966-05-28 | 1966-05-28 | Method for producing a certain etched structure in a silicon nitride layer located on a semiconductor body |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE1966T0031260 DE1546045C3 (en) | 1966-05-28 | 1966-05-28 | Method for producing a certain etched structure in a silicon nitride layer located on a semiconductor body |
Publications (3)
Publication Number | Publication Date |
---|---|
DE1546045A1 DE1546045A1 (en) | 1970-02-05 |
DE1546045B2 DE1546045B2 (en) | 1974-11-21 |
DE1546045C3 true DE1546045C3 (en) | 1978-06-22 |
Family
ID=7556184
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE1966T0031260 Expired DE1546045C3 (en) | 1966-05-28 | 1966-05-28 | Method for producing a certain etched structure in a silicon nitride layer located on a semiconductor body |
Country Status (1)
Country | Link |
---|---|
DE (1) | DE1546045C3 (en) |
-
1966
- 1966-05-28 DE DE1966T0031260 patent/DE1546045C3/en not_active Expired
Also Published As
Publication number | Publication date |
---|---|
DE1546045B2 (en) | 1974-11-21 |
DE1546045A1 (en) | 1970-02-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE1614999A1 (en) | Method of manufacturing semiconductor devices having a dielectric layer corresponding to a predetermined surface pattern on the surface of a semiconductor body | |
DE2419030A1 (en) | INTEGRATED OPTICAL DEVICE WITH FIBER WAVE GUIDE AND PHOTODETECTOR, AND METHOD OF MANUFACTURING IT | |
DE2153103A1 (en) | Integrated circuit arrangement and method of making the same | |
DE2646300A1 (en) | METHOD FOR MANUFACTURING SEMICONDUCTOR ARRANGEMENTS | |
DE1805826C3 (en) | Method for manufacturing planar semiconductor components | |
DE4232821C2 (en) | Process for producing a finely structured semiconductor component | |
DE3039622A1 (en) | GUIDING COMPONENT STRUCTURES IN INTEGRATED CIRCUITS AND METHOD FOR THEIR PRODUCTION | |
DE1546045C3 (en) | Method for producing a certain etched structure in a silicon nitride layer located on a semiconductor body | |
DE2100154C3 (en) | Method for applying an oxide protective layer of predetermined shape to a surface of a semiconductor substrate | |
DE3301457A1 (en) | SEMICONDUCTOR DEVICE AND METHOD FOR THE PRODUCTION | |
CH628756A5 (en) | METHOD FOR PRODUCING A SEMICONDUCTOR ARRANGEMENT AND SEMICONDUCTOR ASSEMBLY PRODUCED BY THIS METHOD. | |
DE2453528C2 (en) | Masking process | |
DE2012031A1 (en) | Process for the production of chromium or molybdenum contact metal layers in semiconductor components | |
DE2012110A1 (en) | Method for producing a multilayer metallization on electrical components | |
DE1614569A1 (en) | Method for producing a protective layer consisting of silicon nitride on the surface of a semiconductor body | |
DE1614358C3 (en) | Method for producing an etching mask for the etching treatment of semiconductor bodies | |
DE1564849C3 (en) | Method for producing a protective layer on a semiconductor body | |
DE1514949A1 (en) | Method for manufacturing semiconductor components and solid-state circuits | |
DE2253001A1 (en) | METHOD FOR MANUFACTURING SEMICONDUCTOR ARRANGEMENTS | |
DE1916036A1 (en) | Method for manufacturing a semiconductor device | |
DE1621522B2 (en) | Method for introducing layers which do not act as a diffusion mask or openings in a silicon nitride layer covering a semiconductor body | |
DE1614760C3 (en) | Semiconductor device | |
EP0966045B1 (en) | Method of manufacturing a metal electrode in a semiconductor device having a MOS transistor | |
DE3707130C2 (en) | ||
DE2055982A1 (en) | Etching mask for semiconductor device - manufacture |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C3 | Grant after two publication steps (3rd publication) | ||
8339 | Ceased/non-payment of the annual fee |