DE112021005190T5 - Signalverarbeitungsvorrichtung, bildaufnahmevorrichtung und signalverarbeitungsverfahren - Google Patents

Signalverarbeitungsvorrichtung, bildaufnahmevorrichtung und signalverarbeitungsverfahren Download PDF

Info

Publication number
DE112021005190T5
DE112021005190T5 DE112021005190.3T DE112021005190T DE112021005190T5 DE 112021005190 T5 DE112021005190 T5 DE 112021005190T5 DE 112021005190 T DE112021005190 T DE 112021005190T DE 112021005190 T5 DE112021005190 T5 DE 112021005190T5
Authority
DE
Germany
Prior art keywords
input data
multiplication
unit
accumulation operation
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
DE112021005190.3T
Other languages
German (de)
English (en)
Inventor
Katsuhiko HANZAWA
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Semiconductor Solutions Corp
Original Assignee
Sony Semiconductor Solutions Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Semiconductor Solutions Corp filed Critical Sony Semiconductor Solutions Corp
Publication of DE112021005190T5 publication Critical patent/DE112021005190T5/de
Pending legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/544—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices for evaluating functions by calculation
    • G06F7/5443—Sum of products
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
    • H04N25/70—SSIS architectures; Circuits associated therewith
    • H04N25/76—Addressed sensors, e.g. MOS or CMOS sensors
    • H04N25/78—Readout circuits for addressed sensors, e.g. output amplifiers or A/D converters
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G06F17/16—Matrix or vector computation, e.g. matrix-matrix or matrix-vector multiplication, matrix factorization
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00—Computing arrangements based on biological models
    • G06N3/02—Neural networks
    • G06N3/04—Architecture, e.g. interconnection topology
    • G06N3/0464—Convolutional networks [CNN, ConvNet]
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00—Computing arrangements based on biological models
    • G06N3/02—Neural networks
    • G06N3/06—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons
    • G06N3/063—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00—Computing arrangements based on biological models
    • G06N3/02—Neural networks
    • G06N3/06—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons
    • G06N3/067—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using optical means
    • G06N3/0675—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using optical means using electro-optical, acousto-optical or opto-electronic means
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N23/00—Cameras or camera modules comprising electronic image sensors; Control thereof
    • H04N23/80—Camera processing pipelines; Components thereof
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
    • H04N25/70—SSIS architectures; Circuits associated therewith
    • H04N25/76—Addressed sensors, e.g. MOS or CMOS sensors
    • H04N25/77—Pixel circuitry, e.g. memories, A/D converters, pixel amplifiers, shared circuits or shared components

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Computing Systems (AREA)
  • Biophysics (AREA)
  • General Engineering & Computer Science (AREA)
  • Health & Medical Sciences (AREA)
  • Life Sciences & Earth Sciences (AREA)
  • Biomedical Technology (AREA)
  • Data Mining & Analysis (AREA)
  • Signal Processing (AREA)
  • Multimedia (AREA)
  • Software Systems (AREA)
  • Mathematical Analysis (AREA)
  • Artificial Intelligence (AREA)
  • Computational Linguistics (AREA)
  • Pure & Applied Mathematics (AREA)
  • Evolutionary Computation (AREA)
  • General Health & Medical Sciences (AREA)
  • Molecular Biology (AREA)
  • Mathematical Optimization (AREA)
  • Computational Mathematics (AREA)
  • Neurology (AREA)
  • Algebra (AREA)
  • Databases & Information Systems (AREA)
  • Image Processing (AREA)
DE112021005190.3T 2020-09-30 2021-09-16 Signalverarbeitungsvorrichtung, bildaufnahmevorrichtung und signalverarbeitungsverfahren Pending DE112021005190T5 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2020166280 2020-09-30
JP2020-166280 2020-09-30
PCT/JP2021/034103 WO2022070947A1 (ja) 2020-09-30 2021-09-16 信号処理装置、撮像装置、信号処理方法

Publications (1)

Publication Number Publication Date
DE112021005190T5 true DE112021005190T5 (de) 2023-09-14

Family

ID=80950317

Family Applications (1)

Application Number Title Priority Date Filing Date
DE112021005190.3T Pending DE112021005190T5 (de) 2020-09-30 2021-09-16 Signalverarbeitungsvorrichtung, bildaufnahmevorrichtung und signalverarbeitungsverfahren

Country Status (5)

Country Link
US (1) US20230333816A1 (https=)
JP (1) JPWO2022070947A1 (https=)
CN (1) CN116210228A (https=)
DE (1) DE112021005190T5 (https=)
WO (1) WO2022070947A1 (https=)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20220150319A (ko) * 2020-03-06 2022-11-10 가부시키가이샤 한도오따이 에네루기 켄큐쇼 촬상 장치 및 전자 기기
US20220253692A1 (en) * 2021-02-05 2022-08-11 Samsung Electronics Co., Ltd. Method and apparatus of operating a neural network
US11979674B2 (en) * 2022-09-08 2024-05-07 Micron Technology, Inc. Image enhancement using integrated circuit devices having analog inference capability
US12266184B2 (en) * 2022-09-08 2025-04-01 Micron Technology, Inc. Surveillance cameras implemented using integrated circuit devices having analog inference capability
US12538048B2 (en) * 2022-09-08 2026-01-27 Micron Technology, Inc. Image sensor with analog inference capability
US12437810B2 (en) * 2022-11-29 2025-10-07 Micron Technology, Inc. Memory device performing multiplication using logical states of memory cells
WO2024162015A1 (ja) * 2023-02-03 2024-08-08 ソニーセミコンダクタソリューションズ株式会社 撮像装置、データ処理方法、及び、記録媒体
US20240304255A1 (en) * 2023-03-09 2024-09-12 Micron Technology, Inc. Memory device for multiplication using memory cells with different thresholds based on bit significance
JP7696532B2 (ja) * 2023-05-17 2025-06-20 三菱電機モビリティ株式会社 異常判定装置、および、異常判定方法

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2020500365A (ja) 2016-10-27 2020-01-09 グーグル エルエルシー ニューラルネットワーク計算ユニットにおける入力データのスパース性の活用

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4546157B2 (ja) * 2004-06-03 2010-09-15 キヤノン株式会社 情報処理方法、情報処理装置、撮像装置
GB2474901B (en) * 2009-10-30 2015-01-07 Advanced Risc Mach Ltd Apparatus and method for performing multiply-accumulate operations
KR102415508B1 (ko) * 2017-03-28 2022-07-01 삼성전자주식회사 컨볼루션 신경망 처리 방법 및 장치
CN107622305A (zh) * 2017-08-24 2018-01-23 中国科学院计算技术研究所 用于神经网络的处理器和处理方法
US10943652B2 (en) * 2018-05-22 2021-03-09 The Regents Of The University Of Michigan Memory processing unit
US11663001B2 (en) * 2018-11-19 2023-05-30 Advanced Micro Devices, Inc. Family of lossy sparse load SIMD instructions
CN111669527B (zh) * 2020-07-01 2021-06-08 浙江大学 一种cmos图像传感器内的卷积运算电路

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2020500365A (ja) 2016-10-27 2020-01-09 グーグル エルエルシー ニューラルネットワーク計算ユニットにおける入力データのスパース性の活用

Also Published As

Publication number Publication date
JPWO2022070947A1 (https=) 2022-04-07
CN116210228A (zh) 2023-06-02
WO2022070947A1 (ja) 2022-04-07
US20230333816A1 (en) 2023-10-19

Similar Documents

Publication Publication Date Title
DE112021005190T5 (de) Signalverarbeitungsvorrichtung, bildaufnahmevorrichtung und signalverarbeitungsverfahren
EP3785177B1 (de) Verfahren und vorrichtung zum ermitteln einer netzkonfiguration eines neuronalen netzes
DE102017121887A1 (de) Ausführen von Kerndurchschreiten in Hardware
DE102019115060A1 (de) Verfahren and einrichtung zur speicherzugriffsverwaltung für die datenverarbeitung
DE202017105363U1 (de) Auswerten von Eingangsdatenseltenheit in Berechnungseinheiten eines neuronalen Netzes
DE102017121257A1 (de) Ausführen von Mittelwert-Poolbildung in Hardware
DE112019000676T5 (de) Zentraler scheduler und anweisungszuteiler für einen neuronalen inferenzprozessor
DE102017218889A1 (de) Unscharf parametriertes KI-Modul sowie Verfahren zum Betreiben
DE102019113874A1 (de) Hochpräzises niedrigbit-convolutional-neural-network
EP3736742B1 (de) Maschinelles lernsystem, sowie ein verfahren, ein computerprogramm und eine vorrichtung zum erstellen des maschinellen lernsystems
DE112021001443T5 (de) Bildverarbeitungsvorrichtung, arbeitsanweisungserstellungssystem und arbeitsanweisungserstellungsverfahren
DE112020005140T5 (de) Dreidimensionale faltung im prozessor eines neuronalen netzwerks
DE102018220608A1 (de) Maschinelles Lernsystem, sowie ein Verfahren, ein Computerprogramm und eine Vorrichtung zum Erstellen des maschinellen Lernsystems
WO2025219164A1 (de) Verfahren zur erzeugung eines steuerprogramms einer speicherprogrammierbaren steuerung und automatisierungssystem
DE102021111028A1 (de) System und Verfahren zur int9-Quantisierung
DE4417932A1 (de) Paralleldatenverarbeitungssystem
DE102020213238A1 (de) Erzeugung von vereinfachten computer-implementierten neuronalen netzwerken
DE112024000782T5 (de) Multi-Task-Maschinenlernmodell, Verfahren zu dessen Training und zugehörige Anwendungen
EP3786853A1 (de) Komprimieren eines tiefen neuronalen netzes
WO2019242968A1 (de) Recheneinheit, verfahren und computerprogramm zum multiplizieren zumindest zweier multiplikanden
DE102023135199A1 (de) Verfahren zum Anpassen eines neuronalen Netzes
DE102021207274A1 (de) Verfahren zum Trainieren eines neuronalen Netz-Ensembles
DE102023102152A1 (de) Erzeugen eines statischen Bildes und Führen eines Fahrzeugs
DE102022200718B3 (de) Verfahren und Vorrichtung zur Verarbeitung von Objektdaten und Fahrerassistenzsystem
WO2019086291A1 (de) Verfahren zum betreiben eines automatischen transporters