DE102014116793B4 - Power semiconductor module and method for producing a power semiconductor module - Google Patents
Power semiconductor module and method for producing a power semiconductor module Download PDFInfo
- Publication number
- DE102014116793B4 DE102014116793B4 DE102014116793.7A DE102014116793A DE102014116793B4 DE 102014116793 B4 DE102014116793 B4 DE 102014116793B4 DE 102014116793 A DE102014116793 A DE 102014116793A DE 102014116793 B4 DE102014116793 B4 DE 102014116793B4
- Authority
- DE
- Germany
- Prior art keywords
- module housing
- extensions
- current conductor
- power semiconductor
- contact sleeves
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/07—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00
- H01L25/072—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00 the devices being arranged next to each other
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04026—Bonding areas specifically adapted for layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/061—Disposition
- H01L2224/0618—Disposition being disposed on at least two different sides of the body, e.g. dual array
- H01L2224/06181—On opposite sides of the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/4847—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
- H01L2224/48472—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area also being a wedge bond, i.e. wedge-to-wedge
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/83801—Soldering or alloying
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/8384—Sintering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
- H01L2224/83851—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester being an anisotropic conductive adhesive
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1301—Thyristor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1305—Bipolar Junction Transistor [BJT]
- H01L2924/13055—Insulated gate bipolar transistor [IGBT]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
- H01L2924/13062—Junction field-effect transistor [JFET]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
- H01L2924/13064—High Electron Mobility Transistor [HEMT, HFET [heterostructure FET], MODFET]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
- H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
- Structure Of Printed Boards (AREA)
Abstract
Leistungshalbleitermodul, das Folgendes aufweist: ein Modulgehäuse (6); einen Schaltungsträger (2) mit einem dielektrischen Isolationsträger (20) und einer oberen Metallisierungsschicht (21), die auf eine Oberseite (20t) des dielektrischen Isolationsträgers (20) aufgebracht ist; einem Halbleiterbauelement (1), das auf dem Schaltungsträger (2) angeordnet ist; einen Hochstromleiter (5) mit einem ersten Abschnitt, der im Inneren des Modulgehäuses (6) angeordnet ist und mit einem zweiten Abschnitt, der von der Außenseite des Modulgehäuses (6) her zugänglich ist, wobei der erste Abschnitt eine Anzahl von N ≥ 4 Fortsätzen (54) aufweist und wobei ein an dem zweiten Abschnitt (42) angebrachtes Gewinde entweder als Außengewinde ausgebildet ist, auf das von der Außenseite des Modulgehäuses (6) her eine Mutter aufschraubbar ist, oder als Innengewinde, in das von der Außenseite des Modulgehäuses (6) her eine Schraube einschraubbar ist; eine Anzahl N elektrisch leitender Kontakthülsen (4), die auf dem Schaltungsträger (2) angeordnet sind und in die jeweils einer der Fortsätze (54) eingesteckt und dadurch elektrisch leitend mit dieser verbunden ist, wobei mehrere der Kontakthülsen (4), in die die Fortsätze (54) des Hochstromleiters (5) eingesteckt sind und die auf demselben zusammenhängenden Metallisierungsabschnitt montiert sind, in einem matrixartigen Array mit wenigstens zwei Zeilen und wenigstens zwei Spalten angeordnet sind; wobei der Hochstromleiter (5) einstückig ausgebildet ist und aus einem einheitlichen Material oder einer homogenen Materialzusammensetzung besteht; und wobei der Hochstromleiter (5) durch das Modulgehäuse (6) durch Formschluss und/oder Kraftschluss und/oder Stoffschluss gegen ein Verdrehen, das beim Aufschrauben einer Mutter auf das Außengewinde oder beim Einschrauben einer Schraube in das Innengewinde auftreten kann, gesichert ist.A power semiconductor module comprising: a module housing (6); a circuit carrier (2) having a dielectric isolation carrier (20) and an upper metallization layer (21) applied to an upper surface (20t) of the dielectric isolation carrier (20); a semiconductor device (1) disposed on the circuit carrier (2); a high current conductor (5) having a first portion disposed inside the module housing (6) and a second portion accessible from the outside of the module housing (6), the first portion having a number of N ≥ 4 extensions (54) and wherein a thread attached to the second section (42) is formed either as an external thread onto which a nut can be screwed from the outside of the module housing (6) or as an internal thread into which the outside of the module housing ( 6) ago a screw is screwed; a number N of electrically conductive contact sleeves (4) which are arranged on the circuit carrier (2) and in each of which one of the extensions (54) inserted and thereby electrically conductively connected thereto, wherein a plurality of the contact sleeves (4), in which the Extensions (54) of the high current conductor (5) are inserted and which are mounted on the same contiguous metallization section are arranged in a matrix-like array having at least two rows and at least two columns; wherein the high-current conductor (5) is integrally formed and consists of a uniform material or a homogeneous material composition; and wherein the high current conductor (5) through the module housing (6) by positive engagement and / or adhesion and / or material against rotation, which can occur when screwing a nut on the external thread or when screwing a screw into the internal thread is secured.
Description
Die vorliegende Erfindung betrifft ein Leistungshalbleitermodul und ein Verfahren zur Herstellung eines Leistungshalbleitermoduls. The present invention relates to a power semiconductor module and a method for manufacturing a power semiconductor module.
Da Leistungshalbleitermodule häufig sehr hohe Ströme schalten, müssen sie elektrische Anschlüsse mit einer hohen Strombelastbarkeit aufweisen. Bei herkömmlichen Halbleitermodulen werden hierzu häufig breite Anschlussbleche verwendet, die auf einen Schaltungsträger des Halbleitermoduls gelötet werden. Aufgrund der Wärmekapazität derartiger Anschlussbleche ist damit eine starke thermische Belastung des Schaltungsträgers verbunden, was dazu führen kann, dass der Schaltungsträger und/oder ein elektrisches Bauelement, mit dem der Schaltungsträger vorbestückt ist, beschädigt oder zerstört werden kann. Since power semiconductor modules often switch very high currents, they must have electrical connections with a high current-carrying capacity. In conventional semiconductor modules, for this purpose, wide connection plates are frequently used, which are soldered onto a circuit carrier of the semiconductor module. Due to the heat capacity of such connection plates so that a strong thermal load of the circuit substrate is connected, which may result in that the circuit carrier and / or an electrical component with which the circuit carrier is pre-equipped, damaged or destroyed.
Alternativ ist es bekannt, mehrere einzelne Pins zu verwenden, die jeweils ein erstes Ende aufweisen, das im Inneren eines Modulgehäuses angeordnet sind, sowie ein zweites Ende, das aus dem Modulgehäuse herausgeführt ist. Die ersten Enden sind im Inneren des Modulgehäuse an eine Metallisierung des Schaltungsträgers angeschlossen und dadurch elektrisch leitend miteinander verbunden, während die zweiten Enden an eine Leiterkarte angeschlossen und dadurch elektrisch parallel geschaltet sind. Allerdings sind dazu hochstromfähige und damit teure Leiterkarten erforderlich. Alternatively, it is known to use a plurality of individual pins, each having a first end disposed inside a module housing, and a second end led out of the module housing. The first ends are connected in the interior of the module housing to a metallization of the circuit substrate and thereby electrically conductively connected to each other, while the second ends are connected to a printed circuit board and thereby electrically connected in parallel. However, highly currentable and therefore expensive printed circuit boards are required.
In
Die
Die
Aus
In
Die
Die Aufgabe der vorliegenden Erfindung besteht darin, ein Leistungshalbleitermodul ein Verfahren zur Herstellung eines Leistungshalbleitermoduls bereitzustellen, das einen hochstromfähigen elektrischen Anschluss aufweist, das einfach und ohne die Gefahr einer Zerstörung von Bestandteilen des Halbleitermoduls herzustellen ist. The object of the present invention is to provide a power semiconductor module a method for manufacturing a power semiconductor module having a high-current capable electrical connection, which is easy to produce and without the risk of destruction of components of the semiconductor module.
Diese Aufgabe wird durch ein Leistungshalbleitermodul gemäß Patentanspruch 1 bzw. durch ein Verfahren zur Herstellung eines Leistungshalbleitermoduls gemäß Patentanspruch 8 gelöst. Ausgestaltungen und Weiterbildungen der Erfindung sind Gegenstand von Unteransprüchen. This object is achieved by a power semiconductor module according to claim 1 or by a method for producing a power semiconductor module according to claim 8. Embodiments and developments of the invention are the subject of dependent claims.
Ein erster Aspekt betrifft ein Leistungshalbleitermodul. Dieses weist ein Modulgehäuse auf, einen Schaltungsträger, einen auf dem Schaltungsträger angeordneten Halbleiterbauelement, und einen Hochstromleiter. Der Schaltungsträger weist einen dielektrischen Isolationsträger auf, sowie eine obere Metallisierungsschicht, die auf eine Oberseite des dielektrischen Isolationsträgers aufgebracht ist. Außerdem enthält das Halbleitermodul einen Hochstromleiter, der einstückig ausgebildet ist und aus einem einheitlichen Material oder einer homogenen Materialzusammensetzung besteht. Der Hochstromleiter weist einen ersten Abschnitt auf, der im Inneren des Modulgehäuses angeordnet ist, sowie einen zweiten Abschnitt, der von der Außenseite des Modulgehäuses her zugänglich ist und an dem ein Gewinde angebracht ist. Der erste Abschnitt besitzt eine Anzahl von N ≥ 4 Fortsätzen. Das Gewinde ist entweder als Außengewinde ausgebildet, auf das von der Außenseite des Modulgehäuses her eine Mutter aufschraubbar ist, oder als Innengewinde, in das von der Außenseite des Modulgehäuses her eine Schraube einschraubbar ist. Auf dem Schaltungsträger ist eine Anzahl N elektrisch leitender Kontakthülsen angeordnet, in die jeweils einer der Fortsätze eingesteckt und dadurch elektrisch leitend mit dieser verbunden ist. Mehrere der Kontakthülsen, in die die Fortsätze des Hochstromleiters eingesteckt sind und die auf demselben zusammenhängenden Metallisierungsabschnitt montiert sind, sind in einem matrixartigen Array mit wenigstens zwei Zeilen und wenigstens zwei Spalten angeordnet. Der Hochstromleiter ist durch das Modulgehäuse durch Formschluss und/oder Kraftschluss und/oder Stoffschluss gegen ein Verdrehen, das beim Aufschrauben einer Mutter auf das Außengewinde oder beim Einschrauben einer Schraube in das Innengewinde auftreten kann, gesichert. A first aspect relates to a power semiconductor module. This has a module housing, a circuit carrier, one on the Circuit carrier arranged semiconductor device, and a high current conductor. The circuit carrier has a dielectric isolation carrier, as well as an upper metallization layer, which is applied to an upper side of the dielectric isolation carrier. In addition, the semiconductor module includes a high current conductor, which is integrally formed and consists of a uniform material or a homogeneous material composition. The high-current conductor has a first portion which is arranged in the interior of the module housing, and a second portion which is accessible from the outside of the module housing and to which a thread is attached. The first section has a number of N ≥ 4 extensions. The thread is formed either as an external thread on which a nut can be screwed from the outside of the module housing, or as an internal thread into which a screw can be screwed from the outside of the module housing. On the circuit carrier, a number N of electrically conductive contact sleeves is arranged, in each of which one of the extensions inserted and thereby electrically conductively connected thereto. Several of the contact sleeves, in which the extensions of the high-current conductor are inserted and which are mounted on the same contiguous metallization section, are arranged in a matrix-like array with at least two rows and at least two columns. The high-current conductor is secured by the module housing by positive engagement and / or adhesion and / or material connection against twisting, which can occur when screwing a nut onto the external thread or when screwing a screw into the internal thread.
Ein zweiter Aspekt betrifft ein Verfahren, mit dem ein gemäß dem ersten Aspekt ausgebildetes Leistungshalbleitermodul hergestellt wird. Bei dem Verfahren wird ein Hochstromleiter bereitgestellt, der einen ersten Abschnitt und einen zweiten Abschnitt aufweist. Der erste Abschnitt weist eine Anzahl von N ≥ 4 Fortsätzen auf. Ebenfalls bereitgestellt werden ein Modulgehäuse, sowie ein Schaltungsträger, der einen dielektrischen Isolationsträger aufweist und eine obere Metallisierungsschicht, die auf eine Oberseite des dielektrischen Isolationsträgers aufgebracht ist. Außerdem ist der Schaltungsträger mit einem Halbleiterbauelement bestückt, sowie mit einer Anzahl N elektrisch leitender Kontakthülsen. In jede der Kontakthülsen wird einer der Fortsätze eingesteckt. Außerdem wird das Modulgehäuse – vor oder nach dem Einstecken der Fortsätze in die Kontakthülsen – auf den Schaltungsträger aufgesetzt, so dass nach dem Einstecken der Fortsätze in die Kontakthülsen und nach dem Aufsetzen des Modulgehäuses auf den Schaltungsträger der ersten Abschnitt des Hochstromleiters im Inneren des Modulgehäuses angeordnet ist und der zweite Abschnitt des Hochstromleiters von der Außenseite des Modulgehäuses her zugänglich ist. A second aspect relates to a method with which a power semiconductor module designed according to the first aspect is produced. The method provides a high current conductor having a first portion and a second portion. The first section has a number of N ≥ 4 extensions. Also provided are a module housing, as well as a circuit carrier, which has a dielectric insulating carrier and an upper metallization layer, which is applied to an upper side of the dielectric insulating carrier. In addition, the circuit carrier is equipped with a semiconductor device, as well as with a number N of electrically conductive contact sleeves. In each of the contact sleeves one of the extensions is inserted. In addition, the module housing - before or after inserting the extensions in the contact sleeves - placed on the circuit board, so that after insertion of the extensions in the contact sleeves and after placing the module housing on the circuit board of the first portion of the high current conductor arranged inside the module housing is and the second portion of the high current conductor is accessible from the outside of the module housing forth.
Diese sowie weitere Aspekte der Erfindung werden nachfolgend anhand von Ausführungsbeispielen unter Bezugnahme auf die beigefügten Figuren erläutert. Es zeigen: These and other aspects of the invention are explained below with reference to embodiments with reference to the accompanying figures. Show it:
Die Darstellung in den Figuren ist nicht maßstäblich. Sofern nicht anders angegeben, bezeichnen in den Figuren gleiche Bezugszeichen gleiche oder gleichwirkende Elemente. The representation in the figures is not to scale. Unless otherwise indicated, like reference characters designate like or equivalent elements in the figures.
Bei dem Schaltungsträger
Der Schaltungsträger
Beispielsweise kann ein elektronisches Bauteil
Ein Bauteil
Bei dem gezeigten Beispiel ist das Bauteil
Weiterhin ist der Schaltungsträger
Wie aus
Zum einen wird die Montage der Kontakthülsen
On the one hand, the assembly of the
Die Anzahl N der Fortsätze
Nachdem ein oder mehrere Hochstromleiter
Anders als mit den
Bei dem Beispiel gemäß den
Um zu verhindern, dass sich der Hochstromleiter
So zeigt beispielsweise
Gemäß einer weiteren, anhand der
Unabhängig davon, ob es sich bei dem Gewinde um ein Außen- oder Innengewinde handelt, lässt sich ein Verdrehen natürlich nicht nur mit Hilfe eines im Querschnitt rechteckigen Abschnitts
Allerdings können Abschnitte
Abweichend von den bisher erläuterten Beispielen kann ein Leistungshalbleitermodul
Wie insbesondere auch den
Bei sämtlichen vorangehend erläuterten Ausgestaltungen der Erfindung kann ein Hochstromleiter
Weiterhin können sämtliche Fortsätze
Mit der vorliegenden Erfindung lassen sich Hochstromleiter
Claims (8)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE102014116793.7A DE102014116793B4 (en) | 2014-11-17 | 2014-11-17 | Power semiconductor module and method for producing a power semiconductor module |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE102014116793.7A DE102014116793B4 (en) | 2014-11-17 | 2014-11-17 | Power semiconductor module and method for producing a power semiconductor module |
Publications (2)
Publication Number | Publication Date |
---|---|
DE102014116793A1 DE102014116793A1 (en) | 2016-05-19 |
DE102014116793B4 true DE102014116793B4 (en) | 2018-03-08 |
Family
ID=55855375
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE102014116793.7A Active DE102014116793B4 (en) | 2014-11-17 | 2014-11-17 | Power semiconductor module and method for producing a power semiconductor module |
Country Status (1)
Country | Link |
---|---|
DE (1) | DE102014116793B4 (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102016203058B3 (en) * | 2016-02-26 | 2017-05-18 | Heraeus Deutschland GmbH & Co. KG | Copper-ceramic composite and module |
DE102017212739A1 (en) * | 2017-07-25 | 2019-01-31 | Siemens Aktiengesellschaft | Semiconductor component and method for its production |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4538168A (en) | 1981-09-30 | 1985-08-27 | Unitrode Corporation | High power semiconductor package |
DE3604313A1 (en) | 1986-02-12 | 1987-08-13 | Bbc Brown Boveri & Cie | Power semiconductor module |
DE102008005547A1 (en) | 2008-01-23 | 2009-11-05 | Infineon Technologies Ag | Contact element, power semiconductor module and circuit arrangement with a power semiconductor module |
DE102009033321A1 (en) | 2008-07-18 | 2010-02-11 | Mitsubishi Electric Corp. | Power semiconductor device |
DE102011084803A1 (en) | 2010-10-20 | 2012-04-26 | Mitsubishi Electric Corporation | Power semiconductor device |
DE102011087414A1 (en) | 2011-01-20 | 2012-07-26 | Mitsubishi Electric Corp. | Power semiconductor device, printed circuit board and mechanism for connecting the power semiconductor device and the printed circuit board |
JP2012178528A (en) | 2011-02-28 | 2012-09-13 | Sansha Electric Mfg Co Ltd | Semiconductor device |
-
2014
- 2014-11-17 DE DE102014116793.7A patent/DE102014116793B4/en active Active
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4538168A (en) | 1981-09-30 | 1985-08-27 | Unitrode Corporation | High power semiconductor package |
DE3604313A1 (en) | 1986-02-12 | 1987-08-13 | Bbc Brown Boveri & Cie | Power semiconductor module |
DE102008005547A1 (en) | 2008-01-23 | 2009-11-05 | Infineon Technologies Ag | Contact element, power semiconductor module and circuit arrangement with a power semiconductor module |
DE102009033321A1 (en) | 2008-07-18 | 2010-02-11 | Mitsubishi Electric Corp. | Power semiconductor device |
DE102011084803A1 (en) | 2010-10-20 | 2012-04-26 | Mitsubishi Electric Corporation | Power semiconductor device |
DE102011087414A1 (en) | 2011-01-20 | 2012-07-26 | Mitsubishi Electric Corp. | Power semiconductor device, printed circuit board and mechanism for connecting the power semiconductor device and the printed circuit board |
JP2012178528A (en) | 2011-02-28 | 2012-09-13 | Sansha Electric Mfg Co Ltd | Semiconductor device |
Also Published As
Publication number | Publication date |
---|---|
DE102014116793A1 (en) | 2016-05-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE112014001487B4 (en) | Semiconductor module | |
DE102014115847B4 (en) | Method for producing a power semiconductor module | |
DE102014116662B4 (en) | ELECTRICAL CONNECTION ASSEMBLY, SEMICONDUCTOR MODULE AND METHOD FOR PRODUCING A SEMICONDUCTOR MODULE | |
DE102014118836B4 (en) | SEMICONDUCTOR PACKAGING ARRANGEMENT AND SEMICONDUCTOR PACKAGE | |
EP2525397B2 (en) | Power semiconductor | |
DE102013100701B4 (en) | SEMICONDUCTOR MODULE ARRANGEMENT AND METHOD FOR MANUFACTURING A SEMICONDUCTOR MODULE ARRANGEMENT | |
DE102014117019A1 (en) | Electronical component | |
DE1815989A1 (en) | Semiconductor arrangement | |
AT512525A4 (en) | Printed circuit board, in particular for a power electronics module, comprising an electrically conductive substrate | |
DE102013200526B4 (en) | Power semiconductor module and method for producing a power semiconductor module | |
DE102017120747A1 (en) | SMD housing with topside cooling | |
WO2015104072A1 (en) | Printed circuit board, circuit, and method for the production of a circuit | |
EP1063700B1 (en) | Substrate for high voltage modules | |
DE102016212032A1 (en) | Semiconductor module | |
DE102014107088A1 (en) | SEMI-FINISHED PACKAGE WITH SMALL BASE SURFACE | |
DE102014116793B4 (en) | Power semiconductor module and method for producing a power semiconductor module | |
DE102013215588A1 (en) | Circuit board assembly, controller for a radiator fan module and method | |
DE19902462B4 (en) | Semiconductor component with chip-on-chip structure | |
EP3226269A2 (en) | Power semiconductor device | |
DE102014107271B4 (en) | Semiconductor module | |
DE102017112048A1 (en) | Printed circuit board with an insulated metal substrate made of steel | |
EP2964004A2 (en) | Electronic component assembly | |
DE102019113082A1 (en) | SEMICONDUCTOR HOUSING AND METHOD OF FORMING A SEMICONDUCTOR HOUSING | |
DE102013215648A1 (en) | Power electronics module with substrate, component and circuit board | |
DE102014107241B4 (en) | METHOD FOR PRODUCING AN ELECTRONIC ASSEMBLY CONTAINING AN CONTACT COVER |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
R012 | Request for examination validly filed | ||
R016 | Response to examination communication | ||
R018 | Grant decision by examination section/examining division | ||
R020 | Patent grant now final | ||
R082 | Change of representative |