DE102010016216A1 - Method for wire bonding wire bonding contact region on wire bonding structure of silicon carbide junction FET of e.g. semiconductor component in e.g. integrated power switching circuit, involves cleaning wire bonding contact region - Google Patents
Method for wire bonding wire bonding contact region on wire bonding structure of silicon carbide junction FET of e.g. semiconductor component in e.g. integrated power switching circuit, involves cleaning wire bonding contact region Download PDFInfo
- Publication number
- DE102010016216A1 DE102010016216A1 DE201010016216 DE102010016216A DE102010016216A1 DE 102010016216 A1 DE102010016216 A1 DE 102010016216A1 DE 201010016216 DE201010016216 DE 201010016216 DE 102010016216 A DE102010016216 A DE 102010016216A DE 102010016216 A1 DE102010016216 A1 DE 102010016216A1
- Authority
- DE
- Germany
- Prior art keywords
- die
- wire bonding
- copper
- bond
- wire
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/03—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies
- H01L24/78—Apparatus for connecting with wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/07—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00
- H01L25/074—Stacked arrangements of non-apertured devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05073—Single internal layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05647—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/29144—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of less than 400°C
- H01L2224/45111—Tin (Sn) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45147—Copper (Cu) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48799—Principal constituent of the connecting portion of the wire connector being Copper (Cu)
- H01L2224/488—Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48838—Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/48847—Copper (Cu) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/78—Apparatus for connecting with wire connectors
- H01L2224/7801—Means for cleaning, e.g. brushes, for hydro blasting, for ultrasonic cleaning, for dry ice blasting, using gas-flow, by etching, by applying flux or plasma
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/78—Apparatus for connecting with wire connectors
- H01L2224/7865—Means for transporting the components to be connected
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8319—Arrangement of the layer connectors prior to mounting
- H01L2224/83192—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/85009—Pre-treatment of the connector or the bonding area
- H01L2224/8501—Cleaning, e.g. oxide removal step, desmearing
- H01L2224/85011—Chemical cleaning, e.g. etching, flux
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/85909—Post-treatment of the connector or wire bonding area
- H01L2224/8592—Applying permanent coating, e.g. protective coating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
- H01L2224/9222—Sequential connecting processes
- H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
- H01L2224/92247—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01014—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01015—Phosphorus [P]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01016—Sulfur [S]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01022—Titanium [Ti]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01023—Vanadium [V]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0105—Tin [Sn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01068—Erbium [Er]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/10251—Elemental semiconductors, i.e. Group IV
- H01L2924/10253—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/1026—Compound semiconductors
- H01L2924/1027—IV
- H01L2924/10272—Silicon Carbide [SiC]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1301—Thyristor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1301—Thyristor
- H01L2924/13033—TRIAC - Triode for Alternating Current - A bidirectional switching device containing two thyristor structures with common gate contact
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1305—Bipolar Junction Transistor [BJT]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1305—Bipolar Junction Transistor [BJT]
- H01L2924/13055—Insulated gate bipolar transistor [IGBT]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
- H01L2924/13062—Junction field-effect transistor [JFET]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
- H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
Abstract
Description
Verschiedene Ausführungsbeispiele betreffen im Allgemeinen ein Verfahren zum Drahtbonden, ein Verfahren zum Reinigen eines Drahtbondbereichs eines Dies und Dies.Various embodiments generally relate to a wire bonding method, a method of cleaning a wire bonding portion of a die, and dies.
Bei dem Herstellen von integrierten Schaltkreis-Dies werden Drahtbondprozesse häufig verwendet zum Verbinden eines Dies, welcher elektrische Schaltkreise aufweist, mit einem Pin einer Komponentenpackung. Es wird ferner mehr und mehr wünschenswert, Kupfer-Metallverbindungen zu verwenden. Jedoch ist ein direktes Drahtbonden an Kupfer ziemlich komplex aufgrund der Instabilität von natürlichem Kupferoxid bei üblichen Drahtbond-Temperaturen, die typischerweise in einem Bereich liegen können von ungefähr 130°C bis ungefähr 170°C und höher.In the manufacture of integrated circuit dies, wire bonding processes are often used to connect a die having electrical circuits to a pin of a component package. It is also becoming more and more desirable to use copper-metal compounds. However, direct wire bonding to copper is quite complex due to the instability of natural copper oxide at conventional wire bond temperatures, which typically can range from about 130 ° C to about 170 ° C and higher.
Bei einer herkömmlich gepackten Die Anordnung sind lediglich Chip-Zu-Chip Anordnungen mit schlechter thermischer Leistungsfähigkeit und schlechter Schalt-Performanz sowie diskrete Einrichtungen mit hohen Kosten verfügbar.In a conventionally packaged device, only chip-to-chip devices having poor thermal performance and poor switching performance, as well as discrete devices, are available at a high cost.
In verschiedenen Ausführungsbeispielen wird ein Verfahren zum Drahtbonden eines Drahtbondkontaktbereichs eines Dies zu einer Drahtbondstruktur bereitgestellt. Das Verfahren kann aufweisen ein Reinigen des Drahtbondkontaktbereichs unter Verwendung von Formiergas; und ein Drahtbonden des Drahtbondkontaktbereichs zu der Drahtbondstruktur. Gemäß einer Ausgestaltung kann das Verfahren ferner aufweisen ein Die-Bonden eines Die-Bondbereichs des Dies an eine Die-Bondstruktur. Die Die-Bondstruktur kann eine Rahmenstruktur aufweisen oder sein, beispielsweise eine Lead-Frame-Struktur.In various embodiments, a method of wire bonding a wire bonding contact area of a die to a wire bonding structure is provided. The method may include cleaning the wire bonding contact area using forming gas; and wire bonding the wirebond contact region to the wirebond structure. According to one embodiment, the method may further include die-bonding a die bond region of the die to a die bond structure. The die bond structure may include or be a frame structure, for example, a lead frame structure.
Ferner kann die Die-Bondstruktur Kupfer oder eine Kupferlegierung aufweisen oder aus einer solchen hergestellt sein oder daraus bestehen.Furthermore, the die bonding structure may comprise or be made of or consist of copper or a copper alloy.
Das Reinigen des Drahtbondkontaktbereichs und das Drahtbonden werden gemäß einer Ausgestaltung in derselben Atmosphäre durchgeführt, anders ausgedrückt ohne Atmosphärenbruch.The cleaning of the wire bonding contact area and the wire bonding are carried out according to one embodiment in the same atmosphere, in other words without breaking the atmosphere.
Das Verfahren weist gemäß einer anderen Ausgestaltung ferner auf ein Bereitstellen einer Die-Bondstruktur, sowie ein Reinigen eines Teils der Die-Bondstruktur, welcher Die-gebondet werden soll zu einem Die-Bondbereich des Dies unter Verwendung eines Formiergases.The method further comprises providing a die bond structure as well as cleaning a portion of the die bond structure to be die bonded to a die bond region of the die using a forming gas.
Das Reinigen des Teils der Die-Bondstrukur und das Reinigen des Drahtbondkontaktbereichs werden in gemäß einer anderen Ausgestaltung in derselben Atmosphäre ausgeführt.The cleaning of the part of the die bond structure and the cleaning of the wire bond contact region are carried out in the same atmosphere according to another embodiment.
Der Drahtbondbereich weist gemäß einer anderen Weiterbildung Kupfer und/oder eine Kupferlegierung auf oder besteht daraus.According to another development, the wire bonding region comprises or consists of copper and / or a copper alloy.
Gemäß einem anderen Ausführungsbeispiel wird ein Verfahren zum Reinigen eines Drahtbondkontaktbereichs eines Dies bereitgestellt, wobei das Verfahren aufweist ein Bereitstellen eines Dies mit einem Drahtbondkontaktbereich, welcher Kupfer und/oder eine Kupferlegierung aufweist oder aus Kupfer und/oder einer Kupferlegierung hergestellt ist oder besteht, sowie ein Reinigen des Drahtbondkontaktbereichs unter Verwendung von Formiergas.According to another embodiment, there is provided a method of cleaning a wire bonding contact area of a die, the method comprising providing a die having a wire bonding contact area comprising copper and / or a copper alloy or made of copper and / or a copper alloy, as well as a Cleaning the wire bonding contact area using forming gas.
Gemäß noch einem anderen Ausführungsbeispiel wird ein Die bereitgestellt, der aufweist einen Drahtbondkontaktbereich, der aufweist oder hergestellt ist aus Kupfer und/oder einer Kupferlegierung, wobei zumindest ein Teil des Drahtbondkontaktbereichs eine Oberflächenrauhigkeit von weniger als ungefähr 2 μm aufweist. Gemäß einer Ausgestaltung weist zumindest ein Teil des Drahtbondkontaktbereichs eine Oberflächenrauhigkeit von weniger als ungefähr 1 μm auf.In accordance with yet another embodiment, there is provided a die having a wirebond contact region formed or made of copper and / or a copper alloy, wherein at least a portion of the wirebond contact region has a surface roughness of less than about 2 microns. According to one embodiment, at least part of the wire bonding contact area has a surface roughness of less than about 1 μm.
Gemäß einer anderen Ausgestaltung weist der Die ferner einen Die-Bondbereich auf sowie eine Die-Bondstruktur, die an den Die-Bondbereich des Dies Die-gebondet ist.According to another embodiment, the die further comprises a die bond region and a die bond structure die-bonded to the die bond region of the die.
Die Die-Bondstrukur kann eine Rahmenstruktur aufweisen, beispielsweise eine Lead-Frame-Struktur.The die bond structure may have a frame structure, for example a lead frame structure.
Ferner kann die Die-Bondstruktur Kupfer und/oder eine Kupferlegierung aufweisen oder aus Kupfer oder einer Kupferlegierung bestehen.Furthermore, the die-bonding structure may comprise copper and / or a copper alloy or consist of copper or a copper alloy.
Der Die kann eine Halbleiterkomponente sein, beispielsweise eine Leistungshalbleiterkomponente, beispielsweise ein Halbleiterbauelement, beispielsweise ein Leistungshalbleiterbauelement.The die may be a semiconductor component, for example a power semiconductor component, for example a semiconductor component, for example a power semiconductor component.
Gemäß noch einem anderen Ausführungsbeispiel wird ein Die bereitgestellt, der aufweist einen Drahtbondkontaktbereich, welcher Kupfer oder eine Kupferlegierung aufweist oder daraus besteht, wobei ein Teil des Drahtbondkontaktbereichs oxidiert ist, womit eine Kupferoxidschicht gebildet wird, wobei die Kupferoxidschicht eine Dicke aufweist von weniger als 100 nm.In accordance with yet another embodiment, there is provided a die having a wirebond contact region comprising or consisting of copper or a copper alloy, wherein a portion of the wirebond contact region is oxidized, thereby forming a copper oxide layer, the copper oxide layer having a thickness of less than 100 nm ,
Der Die kann ferner aufweisen eine Drahtbondstruktur, die zu dem Drahtbondkontaktbereich gebondet, beispielsweise drahtgebondet ist, wobei die Kupferoxidschicht neben der Drahtbondstruktur angeordnet ist.The die may further include a wirebond structure bonded to the wirebond contact region, eg, wire bonded, with the copper oxide layer disposed adjacent the wirebond structure.
Der Die kann ferner aufweisen einen Die-Bondbereich, sowie eine Die-Bondstruktur, die zu dem Die-Bondbereich des Dies Die-gebondet ist. The die may further include a die bond region and a die bond structure die-bonded to the die bond region of the die.
Die Die-Bondstruktur weist gemäß einer Ausgestaltung eine Rahmenstruktur beispielsweise eine Lead-Frame-Struktur auf.According to one embodiment, the die-bond structure has a frame structure, for example a lead-frame structure.
Die Die-Bondstrukur weist gemäß verschiedenen Ausführungsbeispielen auf oder wird gebildet aus oder besteht aus Kupfer und/oder einer Kupferlegierung.The die bond structure according to various embodiments comprises or is formed from or consists of copper and / or a copper alloy.
Der Die kann eine Halbleiterkomponente oder ein Halbleiterbauelement sein, beispielsweise ein Leistungshalbleiterbauelement oder eine Leistungshalbleiterkomponente.The die may be a semiconductor component or a semiconductor device, for example a power semiconductor device or a power semiconductor component.
Der Die kann eine Mehrzahl von Halbleiterkomponenten aufweisen.The die may include a plurality of semiconductor components.
Ausführungsbeispiele der Erfindung sind in den Figuren dargestellt und werden im Folgenden näher erläutert.Embodiments of the invention are illustrated in the figures and are explained in more detail below.
In den Figuren werden gleiche Bezugszeichen im Allgemeinen verwendet zum Bezeichnen der gleichen oder ähnlicher Teile über alle unterschiedlichen Figuren hinweg. Die Figuren sind nicht notwendigerweise maßstabsgetreu, es wurde stattdessen Wert darauf gelegt, die Prinzipien verschiedener Ausführungsbeispiele zu erläutern.In the figures, like reference numerals are generally used to designate the same or similar parts throughout all different figures. The figures are not necessarily to scale, it was instead a matter of explaining the principles of various embodiments.
In der Folgenden Beschreibung sind verschiedene Ausführungsformen der Erfindung beschrieben unter Bezugnahme auf die Folgenden Figuren.In the following description, various embodiments of the invention are described with reference to the following figures.
Es zeigen:Show it:
Die folgende detaillierte Beschreibung betrifft die beigefügten Figuren, die als Beispiel spezifische Details und Ausführungsformen zeigen, in welchem die Erfindung praktiziert werden kann.The following detailed description refers to the attached figures, which show, by way of example, specific details and embodiments in which the invention may be practiced.
Der Ausdruck „Beispiel” wird im Folgenden verwendet in der Bedeutung, „dienend als ein Beispiel, oder einer Erläuterung”. Jede beliebige Ausführungsform oder jedes hierin beschriebene Design, welches als „Beispiel” deklariert ist, ist nicht notwendigerweise als bevorzugt oder vorteilhaft über andere Ausführungsbeispiele oder andere Ausführungsformen oder Designs auszulegen.The term "example" is used below in the meaning "serving as an example, or an explanation". Any embodiment or design described herein which is declared as an "example" is not necessarily to be construed as preferred or advantageous over other embodiments or other embodiments or designs.
Der Prozess
Die Dies können von demselben Typ oder von unterschiedlichem Typ sein. In verschiedenen Ausführungsbeispielen kann jeder Die der Dies eine elektrische Komponente oder eine Mehrzahl von elektrischen Komponenten oder Bauelementen wie beispielsweise eine oder eine Mehrzahl von Halbleiter-Komponenten oder Halbleiter-Bauelementen aufweisen.The dies can be of the same type or of different types. In various embodiments, each of the dies may include an electrical component or a plurality of electrical components or devices, such as one or a plurality of semiconductor components or semiconductor devices.
In verschiedenen Ausführungsbeispielen kann jeder Die aufweisen ein oder eine Mehrzahl von Halbleiter-Komponenten, die beispielsweise Logik-Halbleiterkomponenten (wie beispielsweise Logik-Gatte) oder Speicher-Halbleiter-Komponenten (wie beispielsweise Speicherzellen (beispielsweise flüchtige Speicherzellen (beispielsweise dynamische Vielfachzugriffsspeicher(Dynamic Random Access Memory, DRAM)-Speicherzellen), oder nicht-flüchtige Speicherzellen (beispielsweise Flash-Speicherzellen, wie beispielsweise Ladungsspeicher-Speicherzellen (Floating Gate-Speicherzellen oder Ladungsfänger(Charge Trapping)-Speicherzellen) oder jede beliebige andere Art von Speicherzellen (beispielsweise resistive Speicherzellen (beispielsweise Phasendnderungs-Vielfachzugriffsspeicher(Phase Change Random Access Memory, PCRAM)-Speicherzellen oder magnetoresistive Vielfachzugriffsspeicher(Magnetoresistive Random Access Memory, MRAM)-Speicherzellen). Ferner kann in verschiedenen Ausführungsbeispielen jeder Die aufweisen eine oder mehrere Leistungshalbleiter-Komponenten oder Leistungshalbleiter-Bauelemente wie beispielsweise Leistungs-Metalloxid-Halbleiter-Feldeffekttransistoren(power metal Oxide semiconductor field effect transistor; Power-MOSFET)-Komponenten (beispielsweise eine oder mehrere Übergangs-Feldeffekttransistoren (junction field effect transistors, JFET), vertikale Diffusions MOS-Feldeffekttransistoren (vertical diffused MOS field effect transistors, VDMOS) (die auch als Doppel-Diffusions MOS oder Einfach-DMOS bezeichnet werden)), oder Leistungs-Bipolar-Übergangs-Transistorkomponenten (beispielsweise eine oder mehrere Isoliert-Gate-Biopolartransistoren (insulated gate bipolar transistors, IGBT)), oder einen oder mehrere Thyristoren (beispielsweise einen oder mehrere Intergriertes-Gate-Kommutierte Thyristoren (integrated gate-commutated thyristors, IGCP), oder einen oder mehrere Triacs. Andere Implementierungen eines Leistungs-Metalloxid-Halbleiter-Feldeffekttranistors können gesehen werden in einem VMOS FET, welche eine V-Nut in dem Gate-Bereich aufweist, oder ein UMOS FET (auch bezeichnet als Graben-MOS), wobei die Gate-Elektrode vergraben ist in einem Graben, der in das Silizium geätzt ist. Dieses resultiert in einem vertikalen Kanal. Der Hauptvorteil dieser Art einer Struktur ist die Abwesenheit des JFET-Effekts. Der Namen der Struktur kommt von der U-Form des Grabens. Noch eine andere Implementierung eines Leistungs-Metalloxid-Halbleiter-Feldeffekttransistors kann in einem CoolMOS-FET gesehen werden, der speziell für Spannungen von jenseits 500 V geeignet ist und welcher ein Ladungs-Kompensations-Prinzip verwendet. Somit ist der Widerstand in der epitaktischen Schicht, welcher am Meisten beiträgt zu dem Widerstand in einem Hochspannung-MOSFET, reduziert werden um einen Faktor größer 5. In alternativen Ausführungsbeispielen können andere Arten von Leistungshalbleiterkomponenten oder Leistungshalbleiterbauelementen in einem Die vorgesehen sein. In verschiedenen Ausführungsbeispielen können Leistungshalbleiterkomponenten verstanden werden als Halbleiterkomponenten, die verwendet werden können als Schalter oder Gleichrichter in elektronischen Leistungsschaltkreisen (beispielsweise Schaltmodus-Netzteil). Sie können auch bezeichnet werden als Leistungs-Einrichtungen oder, wenn beispielsweise verwendet in einem integrierten Schaltkreis, als integrierte Leistungsschaltkreise (Leistungs-IC).In various embodiments, each die may include one or a plurality of semiconductor components including, for example, logic semiconductor components (such as logic gate) or memory semiconductor components (such as memory cells (eg, volatile memory cells (eg, dynamic memory cells) Dynamic Random Access Memory (DRAM) memory cells), or nonvolatile memory cells (eg, flash memory cells, such as charge-gate memory cells (charge-trapping memory cells) or any other type of memory cells (For example, resistive memory cells (for example Phase Change Random Access Memory (PCRAM) memory cells or Magnetoresistive Random Access Memory (MRAM) memory cells.) Further, in various embodiments, each may include one or more power semiconductor components Power semiconductor devices such as power metal oxide semiconductor field effect transistors (power MOSFET) components (eg, one or more junction field effect transistors) effect transistor, JFET), vertical diffused MOS field effect transistors (VDMOS) (also referred to as double diffusion MOS or single DMOS)), or power bipolar junction transistor components (e.g. a plurality of insulated gate bipolar transistors (IGBTs) or one or more thyristors (eg, one or more integrated gate-commutated thyristors (IGCPs) or one or more triacs. Other implementations of a power metal oxide semiconductor field effect transistor can be seen in a VMOS FET having a V-groove in the gate region or a UMOS FET (also referred to as a trench MOS) with the gate electrode buried in a trench etched into the silicon. This results in a vertical channel. The main advantage of this type of structure is the absence of the JFET effect. The name of the structure comes from the U-shape of the trench. Yet another implementation of a power metal oxide semiconductor field effect transistor can be seen in a CoolMOS FET, which is especially suited for voltages beyond 500 V and which uses a charge compensation principle. Thus, the resistance in the epitaxial layer, which most contributes to the resistance in a high voltage MOSFET, is reduced by a factor of greater than 5. In alternative embodiments, other types of power semiconductor components or power semiconductor devices may be provided in one die. In various embodiments, power semiconductor components may be understood as semiconductor components that may be used as switches or rectifiers in electronic power circuits (eg, switching mode power supply). They may also be referred to as power devices or, for example, when used in an integrated circuit, as integrated power circuits (power IC).
Dann können in
In
Dann kann in
In verschiedenen Ausführungsbeispielen können der Die-Bondprozess
Dann können in
Wie im Folgenden näher erläutert wird kann die obige Beziehung zwischen dem Die-Bond-Prozess
In verschiedenen Ausführungsbeispielen kann Formiergas verstanden werden als eine Mischung von Wasserstoff (beispielsweise bis zu 5,7% oder mehr) und Stickstoff. Formiergas wird auch bezeichnet als eine „entkoppelte Ammoniak-Atmosphäre” aufgrund der Reaktion, welche das Formiergas erzeugt: 2NH3 → 3H2 + N2. In verschiedenen Ausführungsbeispielen kann Formiergas beispielsweise erzeugt werden durch thermisches Cracken von Ammoniak in einem Ammoniak-Cracker (Ammoniak-Brecher) oder Formiergas-Generator.In various embodiments, forming gas may be understood as a mixture of hydrogen (eg, up to 5.7% or more) and nitrogen. Forming gas is also referred to as a "decoupled ammonia atmosphere" due to the reaction that generates the forming gas: 2NH 3 → 3H 2 + N 2 . For example, in various embodiments, forming gas may be produced by thermal cracking of ammonia in an ammonia cracker (ammonia crusher) or forming gas generator.
In verschiedenen Ausführungsbeispielen kann das Verfahren ferner aufweisen ein Die-Bonden eines Die-Bondbereichs des Dies an eine Die-Bondstruktur. In verschiedenen Ausführungsbeispielen kann die Die-Bondstruktur aufweisen eine Rahmenstruktur (in anderen Worten eine Die (Chip)-Trägerstruktur), beispielsweise eine Lead-Frame-Struktur.In various embodiments, the method may further include die-bonding a die bond region of the die to a die bond structure. In various embodiments, the die bond structure may include a frame structure (in other words, a die (chip) carrier structure), for example, a lead frame structure.
In verschiedenen Ausführungsbeispielen kann die Die-Bondstruktur aufweisen oder bestehen aus Kupfer und/oder einer Kupferlegierung (beispielsweise einer Kupferlegierung mit einem geringen Anteil (beispielsweise in einem Bereich von ungefähr 0% bis ungefähr 3% beispielsweise in einem Bereich von ungefähr 0.5% bis ungefähr 2.5%, beispielsweise in einem Bereich von 1% bis ungefähr 2%) von einem Material oder mehreren der Materialien Eisen (Fe), Phosphor (P), Schwefel (S) oder jeden beliebigen anderen geeigneten Material oder anderen geeigneten Materialien; in verschiedenen Ausführungsbeispielen kann beispielsweise jedes Material verwendet werden in der Kupferlegierung, welches dessen Korrosionsstabilität erhöht). In verschiedenen Ausführungsbeispielen kann das Reinigen des Drahtbondkontaktbereichs und das Drahtbonden in derselben Atmosphäre durchgeführt werden (beispielsweise in derselben Formiergasatmosphäre). In anderen Worten kann das Formiergas, das in dem Drahtbondprozess zum Reinigen des Drahtbondkontaktbereichs verwendet wird, ebenfalls verwendet werden zum Reinigen des Die-Bond-Kontaktbereichs oder der Die-Bond-Kontaktbereiche während des Die-Bondprozesses. In verschiedenen Ausführungsbeispielen kann das Verfahren ferner aufweisen ein Bereitstellen einer Die-Bondstruktur und ein Reinigen eines Teils der Die-Bondstruktur, welcher an den Die-Bondbereich des Dies Die-gebondet werden soll, unter Verwendung von Formiergas. In verschiedenen Ausführungsbeispielen kann das Reinigen des Teils der Die-Bondstruktur und das Reinigen des Drahtbondkontaktbereichs in derselben Atmosphäre ausgeführt werden. In verschiedenen Ausführungsbeispielen kann das Die-Bonden durchgeführt werden bei einer Temperatur in einem Bereich von ungefähr 250°C bis ungefähr 500°C, beispielsweise bei einer Temperatur in einem Bereich von ungefähr 300°C bis ungefähr 450°C, beispielsweise bei einer Temperatur in einem Bereich von ungefähr 350°C bis ungefähr 400°C. In verschiedenen Ausführungsbeispielen kann das Drahtbunden durchgeführt werden bei einer Temperatur in einem Bereich von ungefähr 0°C bis ungefähr 100°C, beispielsweise bei einer Temperatur in einem Bereich von ungefähr 15°C bis ungefähr 75°C, beispielsweise bei einer Temperatur in einem Bereich von ungefähr 20°C bis ungefähr 50°C. In verschiedenen Ausführungsbeispielen kann das Drahtbonden durchgeführt werden bei Raumtemperatur. In verschiedenen Ausführungsbeispielen kann der Drahtbondbereich aufweisen oder bestehen aus Kupfer und/oder einer Kupferlegierung (beispielsweise einer Kupferlegierung mit einem geringen Anteil (beispielsweise in einem Bereich von ungefähr größer 0% bis ungefähr 3%, beispielsweise in einem Bereich von ungefähr größer 0,5% bis ungefähr 2,5%, beispielsweise in einem Bereich von ungefähr 1% bis ungefähr 2%) von einem oder mehreren der Materialien Eisen (Fe), Phosphor (P), Schwefel (S) oder jedem anderen beliebigen geeigneten Material; in verschiedenen Ausführungsbeispielen kann beispielsweise jedes Material in der Kupferlegierung enthalten sein, welches dessen Korrosionsstabilität erhöht.In various embodiments, the die bond structure may include or consist of copper and / or a copper alloy (eg, a low alloy copper alloy (e.g., in a range of about 0% to about 3%, for example, in a range of about 0.5% to about 2.5 %, for example, in a range of 1% to about 2%) of one or more of iron (Fe), phosphorus (P), sulfur (S), or any other suitable material or materials, in various embodiments For example, any material used in the copper alloy that increases its corrosion stability). In various embodiments, cleaning of the wire bonding contact area and wire bonding may be performed in the same atmosphere (for example, in the same forming gas atmosphere). In other words, the forming gas used in the wire bonding process to clean the wire bonding contact area may also be used to clean the die bond contact area or die bond areas during the die bonding process. In various embodiments, the method may further include providing a die bond structure and cleaning a portion of the die bond structure to be die bonded to the die bond region using forming gas. In various embodiments, cleaning of the part of the die bond structure and cleaning of the wire bond contact region may be performed in the same atmosphere. In various embodiments, the die bonding may be performed at a temperature in a range of about 250 ° C to about 500 ° C, for example, at a temperature in a range of about 300 ° C to about 450 ° C, for example, at a temperature in a range of about 350 ° C to about 400 ° C. In various embodiments, the wire bonding may be performed at a temperature in a range of about 0 ° C to about 100 ° C, for example at a temperature in a range of about 15 ° C to about 75 ° C, for example at a temperature in a range from about 20 ° C to about 50 ° C. In various embodiments, wire bonding may be performed at room temperature. In various embodiments, the wire bonding region may include or consist of copper and / or a copper alloy (eg, a low alloy copper alloy (eg, in a range of about greater than 0% to about 3%, for example, greater than about 0.5%). to about 2.5%, for example, in a range of about 1% to about 2%) of one or more of iron (Fe), phosphorus (P), sulfur (S), or any other suitable material, in various embodiments For example, any material that increases its corrosion resistance may be included in the copper alloy.
In verschiedenen Ausführungsbeispielen kann die Kupferlegierung beispielsweise einen geringen Anteil aufweisen von (beispielsweise in einem Bereich von ungefähr 0% bis ungefähr 3% beispielsweise in einem Bereich von ungefähr 0,5% bis ungefähr 2,5%, beispielsweise in einem Bereich von ungefähr 1% bis ungefähr 2%) einem oder mehreren der Materialen Eisen (Fe), Phosphor (P), Schwefel (S) oder jedem anderen beliebigen Material oder jeden anderen beliebigen Materialien; in verschiedenen Ausführungsbeispielen kann jedes beliebige Material in der Kupferlegierung verwendet werden oder enthalten sein, welches dessen Korrosionsstabilität erhöht).For example, in various embodiments, the copper alloy may have a low content of (for example, in a range of about 0% to about 3%, for example, in a range of about 0.5% to about 2.5%, for example, in a range of about 1%. to about 2%) one or more of the materials iron (Fe), phosphorus (P), sulfur (S) or any other material or materials; in various embodiments, any material may be used or included in the copper alloy that enhances its corrosion stability).
In verschiedenen Ausführungsbeispielen ist ein Tunnel
Der Tunnel
In verschiedenen Ausführungsbeispielen werden eine oder mehrere Rahmenstrukturen
Die eingeführten Rahmenstrukturen oder die eingeführte Rahmenstruktur
Die Rahmenstruktur(en)
Die resultierende Struktur der Rahmenstruktur
Die resultierende Struktur der Rahmenstruktur
Somit kann anschaulich ein Kupfer-auf-Kupfer-Kontakt bereitgestellt werden, wobei Formiergas bereitgestellt wird zum Reinigen der Oberfläche des Drahtbondkontaktbereichs oder der Drahtbondkontaktbereiche auf dem oder auf denen die eine Drahtbondstruktur oder die mehreren Drahtbondstrukturen gebondet werden.Thus, illustratively, a copper-on-copper contact may be provided, wherein forming gas is provided for cleaning the surface of the wire bonding contact area or bond areas on or on which the one or more wire bonding structures are bonded.
In verschiedenen Ausführungsbeispielen können die Die-Bond-Maschine
Ferner kann oder können in verschiedenen Ausführungsbeispielen der eine oder die mehreren Dies von der Die-Bond-Maschine (beispielsweise der Die-Bond-Maschine
Der Die
In verschiedenen Ausführungsbeispielen kann die eine Drahtbondstruktur oder können die mehreren Drahtbondstrukturen
Wie in
In verschiedenen Ausführungsbeispielen, wie in
In verschiedenen Ausführungsbeispielen kann die Drain-Metallisierungsschicht
Der zweite Leistungshalbleiter-Die
In verschiedenen Ausführungsbeispielen kann die Drain-Metallisierungsschicht
Ferner kann in verschiedenen Ausführungsbeispielen die freigelegte Oberfläche
In verschiedenen Ausführungsbeispielen kann ein Die aufweisen eine Mehrzahl von Dies welche aufeinander oder übereinander gestapelt angeordnet sein können. Somit kann in verschiedenen Ausführungsbeispielen ein Die eine Multi-Die-Anordnung (in anderen Worten eine Multi-Chip-Anordnung) aufweisen, wobei die Die-Bondprozesse und die Drahtbondprozesse vorgesehen sein können in ähnlicher oder gleicher Weise, wie sie oben beschrieben worden sind in den verschiedenen Ausführungsbeispielen mit Bezug auf die Verknüpfung des Die-Bondprozesses und des Draht-Bondprozesses.In various embodiments, a die may have a plurality of dies which may be stacked on top of or stacked one upon another. Thus, in various embodiments, a die may have a multi-die arrangement (in other words a multi-chip arrangement), wherein the die bonding processes and the wire bonding processes may be provided in a similar or similar manner as described above the various embodiments with reference to the linkage of the die bonding process and the wire bonding process.
In verschiedenen Ausführungsbeispielen kann ein Die-zu-Die (Chip-Zu-Chip) einpacken (packaging) mit Metall-zu-Metall-Kontakt (beispielsweise Kupfer-zu-Kupfer-Kontakt) bereit gestellt werden (beispielsweise eine Kopplung von mindestens einem oder mehreren Kupferpads mit einem oder mehreren Kupfer(Bond)-Drähten) (beispielsweise mit einem Gate-Anschluss einer FET-Komponente) mit einer starken Zeitkopplung zwischen dem Die-Bondprozess und dem Drahtbondprozess, so dass Formiergas, welches verwendet wird im Rahmen des Die-Bondprozesses ebenfalls verwendet wird für den Drahtbondprozess.In various embodiments, die-to-die (packaging-to-die) packaging may be provided with metal-to-metal contact (eg, copper-to-copper contact) (eg, coupling of at least one or both) a plurality of copper pads with one or more copper (bond) wires (for example with a gate terminal of a FET component) with a strong time coupling between the die bonding process and the wire bonding process, so that forming gas, which is used in the context of Die Bonding process is also used for the wire bonding process.
In verschiedenen Ausführungsbeispielen kann der Die-Bondprozess durchgeführt werden bei einer Temperatur (beispielsweise bei einer Temperatur in einem Bereich von ungefähr 250°C bis ungefähr 500°C, beispielsweise bei eine Temperatur in einem Bereich von ungefähr 300°C bis ungefähr 450°C, beispielsweise bei einer Temperatur in einem Bereich von ungefähr 350°C bis ungefähr 400°C) zum Formiergas-Reinigen und Drahtbondprozess kann durchgeführt werden bei einer niedrigeren, beispielsweise einer eher niedrigen, Temperatur (beispielsweise bei einer Temperatur in einem Bereich von ungefähr 0°C bis ungefähr 100°C, beispielsweise bei einer Temperatur in einem Bereich von ungefähr 15°C bis ungefähr 75°C; beispielsweise bei einer Temperatur in einem Bereich von ungefähr 20°C bis ungefähr 50°C, in verschiedenen Ausführungsbeispielen kann das Drahtbonden durchgeführt werden bei Raumtemperatur.In various embodiments, the die bonding process may be performed at a temperature (eg, at a temperature in a range of about 250 ° C to about 500 ° C, for example, a temperature in a range of about 300 ° C to about 450 ° C, for example, at a temperature in a range of about 350 ° C to about 400 ° C) for forming gas cleaning and wire bonding process may be performed at a lower, for example, a rather low, temperature (eg at a temperature in a range of about 0 ° C to about 100 ° C, for example at a temperature in a range of about 15 ° C to about 75 ° C, for example at a temperature in a range of about 20 ° C to about 50 ° C, wire bonding may be performed in various embodiments at room temperature.
In verschiedenen Ausführungsbeispielen kann ein kombinierte Die-Bondprozess und Drahtbondprozess und/oder eine kombinierte Die-Bond- und Drahtbond-Maschine bereitgestellt werden.In various embodiments, a combined die bonding process and wire bonding process and / or a combined die bonding and wire bonding machine may be provided.
In verschiedenen Ausführungsbeispielen können der Die-Bondprozess und der Drahtbondprozess durchgeführt werden (anders ausgedrückt, sie können verwenden) bei derselben oder bei gleicher oder ähnlicher Atmosphäre (beispielsweise derselben oder ähnlichen Formiergas-Atmosphäre).In various embodiments, the die bonding process and the wire bonding process may be performed (in other words, they may use) in the same or the same or similar atmosphere (for example, the same or similar forming gas atmosphere).
Claims (25)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE201010016216 DE102010016216A1 (en) | 2010-03-30 | 2010-03-30 | Method for wire bonding wire bonding contact region on wire bonding structure of silicon carbide junction FET of e.g. semiconductor component in e.g. integrated power switching circuit, involves cleaning wire bonding contact region |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE201010016216 DE102010016216A1 (en) | 2010-03-30 | 2010-03-30 | Method for wire bonding wire bonding contact region on wire bonding structure of silicon carbide junction FET of e.g. semiconductor component in e.g. integrated power switching circuit, involves cleaning wire bonding contact region |
Publications (1)
Publication Number | Publication Date |
---|---|
DE102010016216A1 true DE102010016216A1 (en) | 2011-10-06 |
Family
ID=44650163
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE201010016216 Pending DE102010016216A1 (en) | 2010-03-30 | 2010-03-30 | Method for wire bonding wire bonding contact region on wire bonding structure of silicon carbide junction FET of e.g. semiconductor component in e.g. integrated power switching circuit, involves cleaning wire bonding contact region |
Country Status (1)
Country | Link |
---|---|
DE (1) | DE102010016216A1 (en) |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102005058656A1 (en) * | 2005-12-07 | 2007-06-14 | Painless Tech Gmbh | Device for needle-free injection, useful e.g. for subcutaneous or intramuscular administration, includes injection unit having a spring element that activates a propelling element to deliver medium |
JP2009141215A (en) * | 2007-12-07 | 2009-06-25 | Shinkawa Ltd | Bonding apparatus and bonding method |
-
2010
- 2010-03-30 DE DE201010016216 patent/DE102010016216A1/en active Pending
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102005058656A1 (en) * | 2005-12-07 | 2007-06-14 | Painless Tech Gmbh | Device for needle-free injection, useful e.g. for subcutaneous or intramuscular administration, includes injection unit having a spring element that activates a propelling element to deliver medium |
JP2009141215A (en) * | 2007-12-07 | 2009-06-25 | Shinkawa Ltd | Bonding apparatus and bonding method |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE102014108628B4 (en) | Cascade diodes and method of manufacturing a cascade diode | |
DE102008008514A1 (en) | Multichip module | |
DE102012214901A1 (en) | Semiconductor device having a diffusion solder layer on a sintered silver layer | |
DE102014117523B4 (en) | electronic device | |
DE102009020469A1 (en) | A semiconductor device having a plurality of chips and a method of manufacturing the semiconductor device | |
DE102013104952B4 (en) | Semiconductor packages and methods for their formation | |
DE102015120547A1 (en) | Semiconductor device, power semiconductor device and method for processing a semiconductor device | |
DE102014116091A1 (en) | Semiconductor device | |
DE102007016061A1 (en) | Module with semiconductor chip | |
DE102014109662B4 (en) | Semiconductor chip and package with source-down and sensor configuration | |
DE102015117395A1 (en) | Circuit, semiconductor device and method | |
DE102017217588A1 (en) | MULTI-PHASE POWER CONVERTERS WITH COMMON CONNECTIONS | |
DE102013110541A1 (en) | INTEGRATED CIRCUIT, CHIP CASING AND METHOD FOR PRODUCING AN INTEGRATED CIRCUIT | |
DE102021102421A1 (en) | Semiconductor packages using package-in-package systems and related methods | |
DE102016117826B4 (en) | ELECTRONIC MODULE AND PRODUCTION METHOD THEREOF | |
DE102010016216A1 (en) | Method for wire bonding wire bonding contact region on wire bonding structure of silicon carbide junction FET of e.g. semiconductor component in e.g. integrated power switching circuit, involves cleaning wire bonding contact region | |
DE102013103132B4 (en) | A chip arrangement and a method for forming a chip arrangement | |
DE102014116078A1 (en) | SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THEM | |
DE102015111838B4 (en) | Semiconductor device and manufacturing method therefor | |
DE102016122963A1 (en) | Semiconductor device with a bidirectional switch | |
DE112021001391T5 (en) | SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING A SEMICONDUCTOR DEVICE | |
DE10104274C5 (en) | Semiconductor device with MOS gate control and with a contact structure and method for its production | |
US20230122575A1 (en) | Semiconductor device and method for manufacturing semiconductor device | |
DE102020106929A1 (en) | SEMI-CONDUCTOR DEVICE WITH A DIE-PAD WITH A DAM-LIKE CONFIGURATION | |
US20230068835A1 (en) | Stacked transistor arrangement and process of manufacture thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
R016 | Response to examination communication | ||
R016 | Response to examination communication |