DE102004006676A1 - Dynamische Speicherzelle - Google Patents

Dynamische Speicherzelle Download PDF

Info

Publication number
DE102004006676A1
DE102004006676A1 DE102004006676A DE102004006676A DE102004006676A1 DE 102004006676 A1 DE102004006676 A1 DE 102004006676A1 DE 102004006676 A DE102004006676 A DE 102004006676A DE 102004006676 A DE102004006676 A DE 102004006676A DE 102004006676 A1 DE102004006676 A1 DE 102004006676A1
Authority
DE
Germany
Prior art keywords
channel region
storage cell
charge carriers
structured
arranged directly
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
DE102004006676A
Other languages
English (en)
Inventor
Martin Verhoeven
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Infineon Technologies AG
Original Assignee
Infineon Technologies AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Infineon Technologies AG filed Critical Infineon Technologies AG
Priority to DE102004006676A priority Critical patent/DE102004006676A1/de
Publication of DE102004006676A1 publication Critical patent/DE102004006676A1/de
Ceased legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/403Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells with charge regeneration common to a multiplicity of memory cells, i.e. external refresh
    • G11C11/404Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells with charge regeneration common to a multiplicity of memory cells, i.e. external refresh with one charge-transfer gate, e.g. MOS transistor, per cell
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312Gate electrodes for field effect devices
    • H01L29/42316Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/4234Gate electrodes for transistors with charge trapping gate insulator
    • H01L29/42352Gate electrodes for transistors with charge trapping gate insulator with the gate at least partly formed in a trench
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/792Field effect transistors with field effect produced by an insulated gate with charge trapping gate insulator, e.g. MNOS-memory transistors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/792Field effect transistors with field effect produced by an insulated gate with charge trapping gate insulator, e.g. MNOS-memory transistors
    • H01L29/7926Vertical transistors, i.e. transistors having source and drain not in the same horizontal plane
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B69/00Erasable-and-programmable ROM [EPROM] devices not provided for in groups H10B41/00 - H10B63/00, e.g. ultraviolet erasable-and-programmable ROM [UVEPROM] devices
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B12/00Dynamic random access memory [DRAM] devices

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Semiconductor Memories (AREA)

Abstract

Die Erfindung betrifft eine Speicherzelle mit einem Auswahltransistor, der einen ersten Anschluss (3), einen zweiten Anschluss (5), einen zwischen dem ersten Anschluss (3) und dem zweiten Anschluss (5) ausgebildeten Kanalbereich (2) und einen benachbart zum Kanalbereich (2) angeordneten Steueranschluss (1) aufweist, um abhängig von der Ansteuerung des Steueranschlusses (1) einen leitenden Kanal zwischen dem ersten und dem zweiten Anschluss (3, 5) im Kanal auszubilden, und mit einem an dem Auswahltransistor angeschlossenen Speicherelement (6), um Ladungsträger aus dem Kanalbereich (2) zu speichern, wobei das Speicherelement (6) unmittelbar an dem Kanalbereich (2) angeordnet ist, um je nach Ansteuerung des Steueranschlusses (1) die Ladungsträger einzuspeichern oder abzugeben.
DE102004006676A 2004-02-11 2004-02-11 Dynamische Speicherzelle Ceased DE102004006676A1 (de)

Priority Applications (1)

Application Number Priority Date Filing Date Title
DE102004006676A DE102004006676A1 (de) 2004-02-11 2004-02-11 Dynamische Speicherzelle

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE102004006676A DE102004006676A1 (de) 2004-02-11 2004-02-11 Dynamische Speicherzelle

Publications (1)

Publication Number Publication Date
DE102004006676A1 true DE102004006676A1 (de) 2005-05-04

Family

ID=34399812

Family Applications (1)

Application Number Title Priority Date Filing Date
DE102004006676A Ceased DE102004006676A1 (de) 2004-02-11 2004-02-11 Dynamische Speicherzelle

Country Status (1)

Country Link
DE (1) DE102004006676A1 (de)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE1951787A1 (de) * 1968-10-14 1970-04-30 Sperry Rand Corp Speicherelement
DE10130765A1 (de) * 2001-06-26 2003-01-09 Infineon Technologies Ag Transistor-Anordnung, Verfahren zum Betreiben einer Transistor-Anordnung als Datenspeicher und Verfahren zum Herstellen einer Transistor-Anordnung

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE1951787A1 (de) * 1968-10-14 1970-04-30 Sperry Rand Corp Speicherelement
DE10130765A1 (de) * 2001-06-26 2003-01-09 Infineon Technologies Ag Transistor-Anordnung, Verfahren zum Betreiben einer Transistor-Anordnung als Datenspeicher und Verfahren zum Herstellen einer Transistor-Anordnung

Similar Documents

Publication Publication Date Title
HK1058577A1 (en) Fuel cell system with stored hydrogen.
DE60321264D1 (de) Antriebsstranglagerung
SG125205A1 (en) Systems and methods for integration of charger regulation within a battery system
ATE377979T1 (de) Vorrats- und applikatoreinheit
DE60139847D1 (de) Brennstoffzellensystem
DE60228152D1 (de) Brennstoffzellensystem
WO2005114452A3 (en) Service oriented architecture
DE102006017718A1 (de) Leuchte
DE60308624D1 (de) Speicherkraftstoffeinspritzsystem
ITTO20010861A0 (it) Dispositivo per la conservazione di ossigeno.
DE50114006D1 (de) Transdermalsystem enthaltend ein hochpotentes gestagen
PL372960A1 (en) Clear antiperspirant with alcohol free active
WO2006031762A3 (en) Ice dam removal system
GB2386745B (en) Split cell type fuel cell stack
DE60321289D1 (de) Brennstoffzellensystem
DE60130401D1 (de) Brennstoffzellensystem
ITTO20010899A0 (it) Struttura portaoggetti per veicolo.
MXPA03007278A (es) Sistema de almacenamiento auxiliar para refrigerador.
USD498282S1 (en) Dynamic jumping structure
AU2003234675A8 (en) Fuel cells utilizing non-porous nanofilm microchannel architecture
NL1021547A1 (nl) Elektrode gedragen brandstofcel.
DE102004006676A1 (de) Dynamische Speicherzelle
WO2000078187A3 (en) Refrigerator storage tray
PL376130A1 (en) Controlled releases system containing temozolomide
DE50115006D1 (de) Brennstoffzellensystem

Legal Events

Date Code Title Description
OAV Publication of unexamined application with consent of applicant
OP8 Request for examination as to paragraph 44 patent law
8131 Rejection