CS193956B1 - Connection of the keyed logical integrated circuits /lio /for parallel multiplex transmission of digital data from the output of its sources on the inputs of their receivers
- Google Patents
Connection of the keyed logical integrated circuits /lio /for parallel multiplex transmission of digital data from the output of its sources on the inputs of their receivers
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Bretislav MalyfiledCriticalBretislav Maly
Priority to CS697377ApriorityCriticalpatent/CS193956B1/cs
Publication of CS193956B1publicationCriticalpatent/CS193956B1/cs
CS697377A1977-10-261977-10-26Connection of the keyed logical integrated circuits /lio /for parallel multiplex transmission of digital data from the output of its sources on the inputs of their receivers
CS193956B1
(en)
Connection of the keyed logical integrated circuits /lio /for parallel multiplex transmission of digital data from the output of its sources on the inputs of their receivers
Connection of the keyed logical integrated circuits /lio /for parallel multiplex transmission of digital data from the output of its sources on the inputs of their receivers
Connection of the keyed logical integrated circuits /lio /for parallel multiplex transmission of digital data from the output of its sources on the inputs of their receivers
Connection of the keyed logical integrated circuits /lio /for parallel multiplex transmission of digital data from the output of its sources on the inputs of their receivers