CN85101635A - Be used in the integrated circuit of digital electronic instrument aspect - Google Patents

Be used in the integrated circuit of digital electronic instrument aspect Download PDF

Info

Publication number
CN85101635A
CN85101635A CN 85101635 CN85101635A CN85101635A CN 85101635 A CN85101635 A CN 85101635A CN 85101635 CN85101635 CN 85101635 CN 85101635 A CN85101635 A CN 85101635A CN 85101635 A CN85101635 A CN 85101635A
Authority
CN
China
Prior art keywords
circuit
signal
mentioned
digital
bus
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN 85101635
Other languages
Chinese (zh)
Inventor
森园正彦
茂本尚雄
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Priority to CN 85101635 priority Critical patent/CN85101635A/en
Publication of CN85101635A publication Critical patent/CN85101635A/en
Pending legal-status Critical Current

Links

Images

Landscapes

  • Test And Diagnosis Of Digital Computers (AREA)

Abstract

To the electronic instrument of internal bus is arranged, it comprises:
A) digital to analog converter is for translation data string control signal arrives corresponding analog signal.
B) many circuit are controlled according to above-mentioned analog signal and to be finished appointed function.
C) switching circuit is in order to select any one of above-mentioned many circuit.
D) ON-OFF control circuit, according to the selection signal of receiving, the control switch circuit is selected any one of above-mentioned many circuit.
E) analog to digital converter is in order to change the output signal of coming from switching circuit to digital signal corresponding.
F) bus interface circuit, in order to send the digital controlled signal that comes from above-mentioned internal bus to above-mentioned digital to analog converter, and digital to analog converter sends above-mentioned selection signal and arrives above-mentioned ON-OFF control circuit.

Description

Be used in the integrated circuit of digital electronic instrument aspect
This invention is about integrated circuit (IC), and this IC is used in the electronic instrument that resembles TV, video tape recorder (VTR), the tape recorder.IC is particularly useful to test macro, by the internal bus that is equipped with in those instruments, externally realizes adjustment work with computer.
Equipment video or audio frequency, that resembles digitized TV, video tape recorder, tape recorder, commercialization recently.Most of digitized instrument like that all uses internal bus and CPU(central processing unit), memory links to each other with other control circuits.In order to control the work of electronic instrument internal circuit, CPU is each circuit of electronic instrument when operate as normal, extract control signal, be stored in the memory that resembles the read-only memory (ROM),, send the signal that extracts to suitable circuit then by internal bus.In addition, CPU can directly respond from the manual input signal of keyboard or remote control equipment input, the directly circuit of control appliance.Usually, above-mentioned internal bus is not that the two wires pattern is exactly three-way pattern.The two wires internal bus is made up of a data line and a clock transfer line.Two line internal buss can use communication system, have been published in Japan Patent, unexamined application publication number № sho, and 57-106,262, on the other hand, three-way bus is made up of data line, clock transfer line and so-called identification signal.Come the next data block characteristics of recognition data transmission line with identification signal.The instrument of internal bus can be installed, in its assembling and when work, if standardization, centralization, simplification testing internal circuit just may realize comprising the reduction of the complete cost of manufacturing cost.
The purpose of invention is for the electronic instrument of internal bus system being arranged, an integrated circuit is provided, when electronic instrument assembling and work, using that internal bus system, the internal circuit of testing electronic instrument.
Use this integrated circuit to achieve the above object, this integrated circuit comprises:
A) most of analog circuits of controlling easily.
B) according to selecting signal, the switching circuit of control is in order to select an output signal from analog circuit with switching circuit easily.
C) ON-OFF control circuit, it is in order to export the selection signal, the response external order.
D) analog to digital converter, it is that the transmission signals that comes from analog circuit is converted to the serial data signal, this analog circuit is selected by switching circuit.
E) Digital To Analog Convert, it is that digital controlled signal is converted to corresponding analog signal.
F) bus interface circuit by means of it, becomes numeral to the conversion of signals of sending from analog to digital converter, enters its inside, by means of it, sends digital signal, by analog to digital converter, forwards analog circuit to.
According to present invention, the purposes of this integrated circuit is: the electronic instrument of internal bus is housed, allows to control the circuit that one or more is equipped with integrated circuit by outer computer, beeper.Therefore, when electronic instrument assembling and work,, realize test easily to circuit at integrated circuit connection.In addition, test many electronic instruments, so that standardization and realization integrated test system with common computer or commanding.
From the description of accompanying drawing, in figure,, can obtain a more complete understanding this invention with the corresponding element of numeral.
Fig. 1 is the simple block diagram of an electronic instrument, and the present invention is suitable for to this instrument.
Fig. 2 is the simple block diagram of the TV preferred plan that will test.
Fig. 3 is the simple connection layout of another preferred plan of test macro, by the present invention, various electronic instruments all is suitable for.
Fig. 4, the sketch of expression two-wire series connection bus.
Fig. 5 represents the sketch of three-way series connection bus.
Fig. 6, the simple block diagram of a bus converter of expression.
Fig. 7 is illustrated in the sequential chart of Fig. 6 circuit working.
The detailed description of preferred plan.
For this invention that sharpens understanding, be with reference to these sketches, Fig. 1 is the electronic instrument block diagram, the present invention is suitable for this electronic instrument.
First integrated package 2, second integrated package 3 in Fig. 1, the CPU(central processing unit) 4, in the electronic instrument 1 memory 5 is installed, connect these block diagrams by bus 6, bus 6 ends at controller 7, and draws the output of electronic instrument 1, the outer computer 8 of testing electronic instrument 1, link to each other with connector 7 by another bus 22, computer 8 is linked display unit 9, for example, the CRT monitor is so that show test results.
Above-mentioned first integrated device 2, by bus interface 10, digital-to-analogue conversion 11, analog circuit A-E, switching circuit 12, ON-OFF control circuit 13 and analog to digital converter 14 are formed.Digital controlled signal from CPU CPU4 comes through bus 6 and bus interface 10, is sent to digital to analog converter 11 and ON-OFF control circuit 13, and two identification control signals of A-E circuit are wanted Be Controlled, and how specified circuit A-E works.
D/A converter 11 is converted to analog signal with the digital signal of receiving, then analog signal is delivered to the A-E circuit of appointment.ON-OFF control circuit 13 is connected to the output of the A-E circuit of appointment, and A/D converter 14 arrives a corresponding contact position a-e by driving lead 2, A/D converter 14 then, the output analog signal conversion is become digital signal corresponding,, turn back to bus 6 by bus interface 10.Foregoing circuit A-E is easily by central processor CPU 4 controls, and by computer 8 test circuit A-E.In this device, five different control circuits have been installed in the integrated package.
Second integrated package 3 formed, and switching circuit is connected to peripheral circuit by a bus interface 15, analog to digital converter 16, switching circuit 17, ON-OFF control circuit 18 and an input 19,20,21.Above-mentioned bus interface 15 is linked bus 6. Input 19,20,21 is linked three peripheral circuit F, G, H output, these peripheral circuits F, G, H are split circuit rather than integrated circuit, be not subjected to the control of CPU4 yet, select to be added to bus 6 by A/D converter 16 and bus interface 15 by switching circuit 17 and ON-OFF control circuit 18 from external circuit F, G, the next input signal of H.
The work of explained later this system when electronic instrument is installed and keep in repair:
That will be very clear, when installing and work, in order to test needs, to use separate computer 8, when survey is transferred in assembling, a keyboard is as manual entering apparatus, and operational computations machine 8 is in order to produce the digital signal of corresponding control signal, by bus 22, connector 7 and bus 6, give these data to enter first and second integrated packages 2 and 3, in first integrated package 2, by bus interface 10, latch this data, by D/A converter 11, changing this latch data becomes corresponding analog control signal, and delivers to circuit A-E.Come control circuit A-E by jointly controlling request signal by the output signal code that control signal value determined, output signal is converted to digital signal the most at last, by bus interface 10, bus 6,22, turns back to computer 8.
Display unit 9 shows circuit A-E test result on screen.Compare these results by the people who knows this signal characteristic.If necessary, the operator adjusts input control signal by keyboard, to draw the signal that needs.Method by display image confirms the correct work of A-E circuit.Operator's operation keyboard for circuit A-E imports controlling values in memory 5 storages, uses when treating operate as normal.
When electronic device 1 work, central processor CPU 4, from the reference value of memory 5 read records, each circuit of A-E is finished necessary operations according to the data of reading.On the other hand, outside necessary control peripheral circuit F, G, H are used for changing the output signal of representing their operating state.Receive output signal by second integrated package 3, by output 19,20,21, f, g, the h with switching circuit 17 joins respectively.Switching circuit 17 is according to the signal that comes from computer, select successively or arbitrarily, connect F, G, H, from the next selection input signal of F-H circuit, be converted into digital signal by A/D converter 16, deliver to computer 8 by bus interface circuit 15 and bus 6,22.Display unit 9 is for peripheral circuit F, G, H show experimental result on screen.During work, under the error analysis situation, positioning service computer 8 is linked bus 22, and the operator passes through this keyboard, selects the circuit A-H that will test according to the particular address that enters the A-E circuit.
When assembling, according to the selection of circuit, computer 8 is chosen input controlling value suitable in the memory 5, outputs a control signal to the circuit of A-E appointment then, and to switching circuit 13 or 18.After this by keyboard, the operator orders the output valve of computer 8 by bus 22,6 sampling specified circuits, the output level parameter that computer 8 was prepared before keeping in the corresponding software kit, the correct work of expression related circuit A-E.
In order to discern the state of specified circuit, computer 8 relatively from the circuit output and the respective stored level of bus 22, shows result relatively, if all circuit are compared, can locate even faulty circuit has also at display unit 9.In this example, when assembling, use a computer 8, test circuit A-E, the test program of memory stores is by remote control, can add electronic instrument to all reference datas that needs, by this special remote control,, can be connected across memory 5 and circuit A-E on the bus 6 according to said procedure.
Fig. 2 is a TV block diagram that internal bus is arranged, and for that TV, the present invention is suitable for.At Fig. 2, CPU4, memory 5, bus 6,22 and computer 8, the designation number of use is the same with Fig. 1.Represent on TV at Fig. 2, expression control circuit A-E among Fig. 1, corresponding audio frequency processing circuit 25, video control circuit 26, video processing circuits 27 in Fig. 2, with deflection control circuit 28, when operate as normal, CPU controls phase-locked loop circuit, and each synchronous manual tuning device 31 of it and foregoing circuit 25-28 and the instruction of being sent by keyboard 29 or remote controller are consistent.Manually frequency modulation, volume are tuning, and image is tuning, regulate similarly, may be displayed on display unit 33.In Fig. 2,34 expression remote signal receivers, 35 expression intermediate frequency amplifiers, 36,37 expressions are about the CRT deflecting coil, and 38 represent audio-frequency power amplifiers, 39 expression video power amplifiers, 40 expression cathode ray tubes.
In assembling and when work, in order to test with tuning, can be as Fig. 1, use a computer 8 and controller 30, project that can be tuning: for example be included in the electron beam parameter of level and vertical direction, linear, width, fixed point distortion.The adjustment of color: equilibrium, the cut-off point of white, drive R-G-B signals, be used for the cut-off bias adjustment of CRT40.
In addition, when work, may write down the different pieces of information that obtains from test, be stored in the memory, or in the external agency, can alternately deliver in the centralized control computer by telephone wire.Central computer according to the data document that comes from terminal, and can provide these files to design, production, material and maintenance department.
Fig. 3 represents a structure chart, and the present invention is suitable for.In the drawings, TV 45, video tape recorder 46, tape recorder 47.Each internal bus 6 represented just like Fig. 1, in order to test and may be tuning, link computer 8 jointly.In this case, commercial general personal computer is as computer 8.TV testing cassete 48, video measurement box 49, tape recorder testing cassete 50 is linked respectively on the computer 8 according to the various instruments 45,46,47 that will test.Each cassette tape unit 48,49,50 comprises a data storage medium, and for example, tape, floppy disc have the read only memory ROM of certain program, and data storage is specially for the test and the adjustment of corresponding instrument.Be equipped with special keyboard 52,53,54 for the keyboard of computer 8 in addition.
By bus 22 and connector 7, be connected the bus 6 of computer 8 to each instrument.
1. because in these schemes, as long as according to test with regulate the apparatus operating kind and change software, computer 8 just can be used for testing various electronic equipment.Relevant computer hardware and interconnection are standardized fully.
Promptly so described the data transaction between test operation, two-wire system and the three-wire system, will be described below.Recent two lines or three-way polyphone bus are used in above-mentioned internal bus usually.
Fig. 4 represents that signal passes through the packet pattern of two-wire bus.Article one transmission line of two-wire system bus, transmission data string D 2, second transmit clock signal Cl 2, each data comprises:
A) beginning of first signal indication data.
B) 7 bit address signals are represented an address, are assigned to control circuit.
C) a bit R/W(read/write) signal indication no matter when following data be will deliver to the specified control circuit or take away from specified circuit.
D) bit ACK (acknowledge character) signal is told computer, and the control circuit of appointment has been received data.
E) 8 bit data are represented adjusted value.
F) the n row packet of Xu Yaoing, per 8 add an ack signal.
G) one one bit stop signal.
Fig. 5 represents to want by three-way bus the form of transmission signals.
Article one, transmission line serial data D 3, second transmission line clock signal C L 3, and identification signal ID of the 3rd transmission lines transmission, the type of recognition data, address or data are encoded with serial data usually.
Fig. 5, the form of transmission signals is wanted in expression by three-way bus.Article one, transmission line, transmitting serial data D 3, second transmission line clock signal C L 3, and identification signal ID of the 3rd transmission lines transmission, the type of recognition data, address or data are generally used for the serial data coding.
Bits per inch begins starting according to bag with a bit signal, indicates following 8 ID data, crosses D 3, represent an address.Two 8 bit byte data are directly followed 8 bit address.During whole 16 bit data transmitted, identification signal was a high level.Then, finally pass through D 3Line obtains the position of rest that an expression packet is ended, and before it turns back to high level, becomes low level once more of short durationly.
Fig. 6, the preferred plan of expression bus converter, the signal that comes from two buses, the signal of three-bus is closed in conversion.
Fig. 7 is the time diagram of a bus converter as shown in Figure 6, in Fig. 6 and Fig. 7, and tandem data line D 2Link input 61, and clock line CL as shown in Figure 4 2Link another input 62.At first, when by beginning/stop testing circuit 63 at data wire D 2When detecting a bit initiating signal, the Q output of flip-flop circuit (F/F) 64 is raised to high level.The reset terminal (R) of shift register 65 sum counters 66 is linked the output Q of flip-flop circuit 64, and is resetted when the rising edge of response Q end output.When resetting 65,66 these circuit, shift register 65 begins to read by D by door 67 and at its data terminal D 2The serial data that receives, and with clock CL 2Synchronously, unison counter 66 begins clock pulse CL 2Counting.
Decoder 68 is received the parallel count value of one 5 bit width from counter 66, at packet D 2In, the important counting position, particularly 8 bits of indication output pulse, 9 bits, 17 bits and 18 bit pulse, respectively with read-write (R/W) bit, the first acknowledge character bit (ACK), the second acknowledge character bit (ACK) are with to stop bit corresponding.In bus converter, these four output lines are connected to different logical circuits.
Particularly control circuit 69, directly receive 8 bit pulse, and 9 bits and 18 bit pulse, by a public or door 70.Control circuit 69 produces a gating signal SO, this signal when response 9 bits or 18 bit pulse, makes door 67 lead group, and when response 8 bit pulse, not conducting.This is used for stopping from packet D 2The read/write of coming and first acknowledge character (ACK) make the latter clearer like this.
From the 17th bit pulse of decoder 68, be sent to and door 72, also receive inversion clock pulse CL with door from inverter 71 2, link the clock end C of shift register 65 then.Be sent to the set end S of latch 73 with the door output signal 1, after this asserts signal of response, 15 significant bit pulse in the latch 73 latch data strings.Promptly be kept at 7 bit address and 8 bit data in the shift register.Then, by means of data converter ROM(read-only memory) 74, this 15 Bit data is converted to 16 bit modes in the three-bus pattern.
From 8 bit pulse of decoder 68, also be added to another and door 75, that also receives the inversion clock pulse CL from inverter 71 2By with the output signal of door 75, be sent to the set end S of another shift register 76, the clock signal C L of signal generator 3With identification signal ID, as asserts signal S 2This shift register 76 is got translation data from read-only memory (ROM) 74, response reset signal S 2
When beginning/stop testing circuit 63, when detecting stop signal, the output Q of flip-flop circuit 64 drops to low (L) level.
The above-mentioned signal generator of mentioning 77 produces clock pulse CL 3With an identification signal ID, as three-bus.Clock pulse CL 3, export from output with the frequency that requires, be used to read the content of shift register 76 frequently.
Identification signal is directly linked signal generator 77 by output 80.The content of last shift register 76, promptly 8 bit address and 8 bit data are exported by another output 78 series connection.
In addition, the above-mentioned example of mentioning bus converter is transformed into the three-wire system bus to data type from the two-wire system bus, and another bus converter is transformed into the two-wire system bus to data type from three-wire system, can alternately use.The above-mentioned bus converter of mentioning can be installed in electronic instrument.

Claims (4)

1, the integrated circuit (IC)-components for the electronic instrument that internal bus is arranged is characterized in that:
A) digital to analog converter is for the converting digital control signal arrives corresponding analog control signal.
B) most of circuit are controlled according to the analog control signal that obtains, and finish special function.
C) in order to select any one switching circuit of above-mentioned many circuit.
D) ON-OFF control circuit for the control switch circuit, according to the selection signal of receiving, is selected any one of above-mentioned many circuit.
E) analog to digital converter becomes digital signal in order to change the output signal of coming from switching circuit.
F) bus interface circuit in order to send the above-mentioned series connection digital controlled signal that comes from above-mentioned internal bus to above-mentioned data converter, is served to state and is selected signal to ON-OFF control circuit.
2, integrated circuit is according to claim 1, and feature is the output that switching circuit is connected in above-mentioned majority circuit, and between the analog converter, according to the output signal of coming from said switching circuit, selects the output signal of coming from majority circuit.
3, integrated circuit is characterized in that according to claim 1: by above-mentioned interface circuit, computer is linked above-mentioned internal bus.In order to test the specific function of above-mentioned majority circuit.
4, integrated circuit combines integrated circuit and various electronic instrument according to claim 1, it is characterized in that by above-mentioned bus interface circuit, the internal bus of computer and each instrument is connected, in order to test the specific function of majority circuit.
CN 85101635 1985-04-01 1985-04-01 Be used in the integrated circuit of digital electronic instrument aspect Pending CN85101635A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN 85101635 CN85101635A (en) 1985-04-01 1985-04-01 Be used in the integrated circuit of digital electronic instrument aspect

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN 85101635 CN85101635A (en) 1985-04-01 1985-04-01 Be used in the integrated circuit of digital electronic instrument aspect

Publications (1)

Publication Number Publication Date
CN85101635A true CN85101635A (en) 1987-01-24

Family

ID=4791960

Family Applications (1)

Application Number Title Priority Date Filing Date
CN 85101635 Pending CN85101635A (en) 1985-04-01 1985-04-01 Be used in the integrated circuit of digital electronic instrument aspect

Country Status (1)

Country Link
CN (1) CN85101635A (en)

Similar Documents

Publication Publication Date Title
US4810958A (en) Arrangements and methods for testing various electronic equipments
CA1228165A (en) Integrated circuit device testable by an external computer
EP0243020A2 (en) Method and apparatus for computer memory back-up with automatic tape positioning
JPH02290380A (en) Video signal processing circuit
US4039784A (en) Digital minimum/maximum vector crt display
EP0345872B1 (en) Device for reproducing digitized video pictures
JPS59178077A (en) Method for compressing data of binary picture
CN85101635A (en) Be used in the integrated circuit of digital electronic instrument aspect
KR100194177B1 (en) Transmission method of digital video signal
US4706186A (en) Integrated circuit devices
CN1375127A (en) PLL with memory for electronic alignments
US4814754A (en) Monitoring system
CN85101533A (en) The integrated circuit (IC)-components that is used for digitallijed electronic apparatus
USH241H (en) Programmable telemetry word selector
CN1011084B (en) Testing-measuring system and method for variant electronic device
CN109839196A (en) A kind of test board and test macro of infrared focal plane detector
CN211478425U (en) Picture storage device and system
JPS63206084A (en) Image display device
EP0515180B1 (en) Digital component video signal processor for two data rates
CN116320227A (en) Structure and implementation method of multifunctional interface
JPH0611485Y2 (en) Setting information reading circuit
JPH0754528B2 (en) Sensor identification information generator
JPS5821985A (en) Transmitting and displaying system of picture information
JPH05333083A (en) Automatic cable inspection device
JPH037317B2 (en)

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
WD01 Invention patent application deemed withdrawn after publication