CN2728111Y - Intelligent multi serial port bridge - Google Patents

Intelligent multi serial port bridge Download PDF

Info

Publication number
CN2728111Y
CN2728111Y CNU2004200664983U CN200420066498U CN2728111Y CN 2728111 Y CN2728111 Y CN 2728111Y CN U2004200664983 U CNU2004200664983 U CN U2004200664983U CN 200420066498 U CN200420066498 U CN 200420066498U CN 2728111 Y CN2728111 Y CN 2728111Y
Authority
CN
China
Prior art keywords
data
serial port
address
bus
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CNU2004200664983U
Other languages
Chinese (zh)
Inventor
张颖
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Beijing Enxin Technology Co., Ltd.
Original Assignee
SIBEICHI SCIENCE AND TECHNOLOGY Co Ltd BEIJING
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by SIBEICHI SCIENCE AND TECHNOLOGY Co Ltd BEIJING filed Critical SIBEICHI SCIENCE AND TECHNOLOGY Co Ltd BEIJING
Priority to CNU2004200664983U priority Critical patent/CN2728111Y/en
Application granted granted Critical
Publication of CN2728111Y publication Critical patent/CN2728111Y/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Information Transfer Systems (AREA)

Abstract

The utility model discloses an intelligent multi serial port bridge, comprising a communication port expansion module with multi groups of descending serial ports, and also a data store-forward control module and a route data list storage module. The data store-forward control module is provided with up-bound serial ports, in order to communicate with up-bound equipment. The data store-forward control module is also connected with the route data list storage module, in order to memorize the data route, or the data store-forward control module reads in the data route from the route data list storage module, and realizes the point-to-point communication with inferior equipment points connected on the descending serial ports. Relative to the prior art, the utility model has simple structure, and can reduce the data throughput of the data link. The utility model relieves the working load of the equipment in the link, and makes the data link more favorable, rapid, reliable, etc.

Description

Intelligence multi-serial port bridge
Technical field
The utility model relates to a kind of intelligent multi-serial port bridge that is used for the data communication field.
Technical background
The monitoring project is in the engineering construction process, the convergence point of the monitor data that has in the data link and monitored point be not in same point, like this, need to install separate bridge equipment, on the serial data of a plurality of collecting devices convergence tandem to a port, be sent to (monitoring host computer, higher level's bridge etc.) on the higher level equipment.Its network configuration as shown in Figure 1.
The data broadcasting control unit of common bridge equipment is logical circuit control, its working method is non intelligent mode, do not add any analysis for the data that received, and adopt broadcast type to transmit, as shown in Figure 2, i.e. data that port is received, no matter data are any contents, transmit to all of the port simultaneously, all equipment (bridge, data acquisition unit, time slot add/drop multiplexer etc.) on link, simultaneously can receive data, like this, increase the unnecessary data flow to data link.In addition, because collecting device must could determine whether this packet is to own useful data to after the data parsing of receiving; Equipment such as bridge, time slot add/drop multiplexer, though do not need to carry out data parsing, because unnecessary data, at any time occur, can not carry out port controlling, so, can't carry out data flow control, also bring unnecessary burden thus to bridge on the data link and collecting device.
The utility model content
The purpose of this utility model is: at the deficiencies in the prior art, provide a kind of simple in structure, can reduce the data link data traffic, alleviate the intelligent multi-serial port bridge of the work load of the equipment on the link.
In order to solve the problems of the technologies described above, technical solution adopted in the utility model is: a kind of intelligent multi-serial port bridge, comprise the PORT COM expansion module that has the descending serial port of many groups, also comprise storage forwarding control module and route data table memory module, described storage is transmitted control module and is had up serial port, with with upper device talk, described storage transmit control module also link road by the data table stores module, with the data memory route, or in route data table memory module, read in the data route, realize and be connected to the point-to-point communication of the next equipment of descending serial port.
Described storage is transmitted control module can comprise single-chip microcomputer, address decoding circuitry, described single-chip microcomputer has 1 up serial port, and its port also forms the bus system of being made up of data/address bus, address bus and control bus respectively, thereby be connected with other module by described bus system, the input of described address decoding circuitry is from the address date of single-chip microcomputer address bus, and exports enable signal corresponding to other module respectively to control bus.
Described route data table memory module can adopt nonvolatile storage, the address end link address bus of described nonvolatile storage, and its data terminal connects data/address bus, and its control end connects control bus.
Described PORT COM expansion module can comprise universal asynchronous serialization controller and communication interface drive circuit, described universal asynchronous serialization controller has the descending serial port of many groups, and described descending serial port all is connected the next equipment or upper equipment by the communication interface drive circuit with the up serial port that storage is transmitted control module.
In technique scheme, the utility model transmits control module by storage and route data table memory module cooperates the PORT COM expansion module that has the descending serial port of many groups, thereby data memory route automatically, changing traditional broadcast type communication mode is point-to-point data communication pattern, effectively reduce the data traffic on the data link, solved the puzzlement of network blockage, made communication more smoothly, fast, reliably.In addition, because transmitting control module, storage has the serial port of uploading, the data of upper equipment are directly imported single-chip microcomputer, thereby make storage transmit control module and can directly carry out data parsing, thereby making other the next equipment can no longer make data resolves, reduced the work load of the next equipment, made in the data link Task Distribution of each equipment more reasonable, thereby also can improve data transmission bauds and efficient.
Description of drawings
Accompanying drawing 1 is the network topological diagram of data communication system in the prior art;
Accompanying drawing 2 is the structure and the transfer of data schematic diagram of bridge in the prior art;
Accompanying drawing 3 is the structure and the transfer of data schematic diagram of the utility model intelligence multi-serial port bridge;
Accompanying drawing 4 is the circuit block diagram of a kind of preferred embodiment of the utility model intelligence multi-serial port bridge;
Accompanying drawing 5 is the circuit theory diagrams of Fig. 4.
Embodiment
Below in conjunction with Figure of description and specific embodiment the utility model is described in further detail.
With reference to the accompanying drawings 3, a kind of intelligent multi-serial port bridge is transmitted control module and route data table memory modules constitute by the PORT COM expansion module that has the descending serial port of many groups, storage.Described storage is transmitted control module and is had up serial port, with with upper device talk, described storage transmit control module also link road by the data table stores module, with the data memory route, or in route data table memory module, read in the data route, realize and be connected to the point-to-point communication of the next equipment of descending serial port.
Accompanying drawing 4,5 provides the circuit block diagram and the circuit theory diagrams of a kind of preferred embodiment of the present utility model.
With reference to the accompanying drawings 4, described storage is transmitted control module and is comprised single-chip microcomputer, address decoding circuitry.
Described single-chip microcomputer has 1 up serial port, and its port also forms the bus system of being made up of data/address bus, address bus and control bus respectively, thereby is connected with other module by described bus system.Wherein, what data/address bus transmitted is data-signal, and data can be provided or be provided by external equipment by single-chip microcomputer, specifically is to be realized by control bus control by single-chip microcomputer; Address bus provides the external device address that receives or send data; Control bus provides these data and is provided by single-chip microcomputer or provided by external equipment, data type, information such as this signal is when effective, and other various controlled function.In this design, mainly used the bus-type external equipment, model commonly used has 89C52, DS80C320 etc.
The input of described address decoding circuitry is used for the multiplexing address/data-signal of CPU output from the address date of single-chip microcomputer address bus, and independent separate is come out, and exports enable signal corresponding to other module respectively to control bus.Model commonly used is that chips such as 74LS138,74LS139,16V8,20V8 constitute.
Described storage is transmitted control module and is also comprised the program storage that is used to store the random asccess memory of ephemeral data and is used for the storage running program, their data terminal is connected data/address bus and address bus respectively with the address end, and their reading and writing control end is respectively by control bus input reading and writing signal.Wherein program storage is used to store compiled working procedure, can not online modification.Random asccess memory is used for the ephemeral data of memory device run duration, and work such as common data operation, processing are all finished in this chip.
Described route data table memory module adopts nonvolatile storage, the address end link address bus of described nonvolatile storage, and its data terminal connects data/address bus, and its control end connects control bus.Because nonvolatile storage is during equipment work, data can write, data keep not losing (no matter normal shutdown or abnormal power-down) after device powers down, at work, CPU transfers to the data that needs are preserved in the nonvolatile storage from random asccess memory at any time, so, various data record, data etc. are set, all are kept in the nonvolatile storage.
When bridge when up serial port is received the data that upper level equipment sends, carry out data analysis, judge at first whether these data are the valid data of native system.If non-native system data are directly lost; If the valid data of native system, then check whether be instruction or the data that monitoring host computer sends, or the data sent of other collecting devices.If instruction that monitoring host computer sends or data, check the routing table that is stored in the route data table memory, check that whether Already in this data address in the routing table, if this data address is arranged in the routing table, port by this place, address sends immediately, realizes point-to-point sending mode; If this data address not in the routing table, send to whole port broadcast types immediately, when return from a certain port contain the address device data after, automatically the routing iinformation of this address is charged in the nonvolatile storage, send later the data of this address again, no longer broadcast type sends, but point-to-point transmission; If broadcast type sends more than the several times, do not return and contain the address device data, then suspend the data that send this address, wait for the some time after, again this address is tested again.So the routing table in the route data table memory is the data that dynamically update, upgrade at any time and write in the nonvolatile storage, normally close bridge, or because abnormal cause closing device (having a power failure as accident), these data are not still lost.
Comparison diagram 2 and Fig. 3 can very clearly find out, the utility model can significantly reduce the data traffic on the data link, thereby can overcome in the prior art defective such as network data is stopped up, transfer of data is lost easily or make mistakes, the next equipment task is heavy, transmission speed slow, system works efficient is low.
Described PORT COM expansion module comprises universal asynchronous serialization controller and communication interface drive circuit, described universal asynchronous serialization controller is used for the parallel bus signal of CPU is converted into the general serial signal, as RS232 mode etc., realize bridge function for single-chip microcomputer expanding universal COM port, it has the descending serial port of many groups.Described communication interface drive circuit is used for Transistor-Transistor Logic level is changed into the RS232 level, can improve antijamming capability like this, is fit to be transferred to place (being generally 15 meters) far away a little.Described descending serial port all is connected the next equipment or upper equipment by the communication interface drive circuit with the up serial port that storage is transmitted control module.
The concrete circuit theory diagrams of accompanying drawing 5 present embodiments.Wherein, the model of described single-chip microcomputer D1 is DS80C320, and the model of described nonvolatile storage D10 is AT28C256, and the model of the universal asynchronous serialization controller D8 of described four-way is TL16C554.
Data/address bus D0~D7 that the P0 interruption-forming of described single-chip microcomputer D1 is 8, its P2 mouth is that the data latches D2 of 74LS373 forms address bus A0~A15 of 16 with model, the most-significant byte of P2 mouth OPADD bus wherein, the input of data latches D2 connects the P0 mouth, the least-significant byte of its output OPADD bus, the RD of described single-chip microcomputer D1, WR end is exported the reading and writing signal respectively to control bus, its RXD, TXD end is one group of up serial port, and its P12, P13 end forms one group of descending serial port.
Described address decoding circuitry is that GAL20V8 address decoder D5 and peripheral component thereof constitute by model, the input of described address decoder D5 is respectively by address bus Input Address signal A8~A15, and by control bus input reading and writing signal, from the ale signal and the PSEN signal of single-chip microcomputer, its output is exported universal asynchronous serialization controller control signal CSA~CSD, random asccess memory gating signal CS62 and nonvolatile storage gating signal CS28 respectively.
It is the universal asynchronous serialization controller D8 of four-way of TL16C554 that described universal asynchronous serialization controller adopts model, data terminal D0~D7 of the universal asynchronous serialization controller D8 of described four-way connects data/address bus, A0~A1 on its address end A0~A1 link address bus, its control end CSA~CSD input is from the universal asynchronous serialization controller control signal CSA~CSD of address decoding circuitry, its IOW end is by control bus input write signal WR, its IOR end is by control bus input read signal RD, and its RXA, TXA~RXD, TXD end are respectively four groups of descending serial ports.
It is the serial ports level translator D3 of MAX232 that described communication interface drive circuit adopts model, D6, D9 and peripheral component thereof constitute, their (R1 IN), (R2 IN0 end receives the data from upper equipment and the next equipment respectively, their (R1 OUT), the then corresponding output received signal of (R2 OUT) end is to signal receiving end and the descending serial port of single-chip microcomputer D1 and the signal receiving end of up serial port of the four tunnel descending serial ports of the universal asynchronous serialization controller D8 of four-way, their (T1 IN), (T2 IN) end connects described each the descending serial port of the universal asynchronous serialization controller D8 of four-way and the signal sending end of up serial port, their (T1OUT) respectively, the corresponding dateout of (T2 OUT) end difference is to the next equipment and upper equipment.

Claims (10)

1, a kind of intelligent multi-serial port bridge, comprise the PORT COM expansion module that has the descending serial port of many groups, it is characterized in that: also comprise storage forwarding control module and route data table memory module, described storage is transmitted control module and is had up serial port, with with upper device talk, described storage transmit control module also link road by the data table stores module, with the data memory route, or in route data table memory module, read in the data route, realize and be connected to the point-to-point communication of the next equipment of descending serial port.
2, intelligent according to claim 1 multi-serial port bridge, it is characterized in that: described storage is transmitted control module and is comprised single-chip microcomputer, address decoding circuitry, described single-chip microcomputer has 1 up serial port, and its port also forms the bus system of being made up of data/address bus, address bus and control bus respectively, thereby be connected with other module by described bus system, the input of described address decoding circuitry is from the address date of single-chip microcomputer address bus, and exports enable signal corresponding to other module respectively to control bus.
3, intelligent according to claim 1 multi-serial port bridge, it is characterized in that: described route data table memory module adopts nonvolatile storage, the address end link address bus of described nonvolatile storage, its data terminal connects data/address bus, and its control end connects control bus.
4, intelligent according to claim 1 multi-serial port bridge, it is characterized in that: described PORT COM expansion module comprises universal asynchronous serialization controller and communication interface drive circuit, described universal asynchronous serialization controller has the descending serial port of many groups, and described descending serial port all is connected the next equipment or upper equipment by the communication interface drive circuit with the up serial port that storage is transmitted control module.
5, as claim 1,2,3 or 4 described intelligent multi-serial port bridges, it is characterized in that: the data/address bus (D0)~(D7) that (P0) interruption-forming of described single-chip microcomputer (D1) is 8, its (P2) mouthful forms 16 address bus (A0)~(A15) with data latches (D2), the most-significant byte of (P2) mouthful OPADD bus wherein, the input of data latches (D2) connects (P0) mouth, the least-significant byte of its output OPADD bus, (RD) of described single-chip microcomputer (D1), (WR) end is exported respectively and is read, write signal is to control bus, its (RXD, TXD) end is one group of up serial port, its (P12, P13) end forms one group of descending serial port.
6, as intelligent multi-serial port bridge as described in the claim 5, it is characterized in that: described storage is transmitted control module and is also comprised random asccess memory (D4) that is used to store ephemeral data and the program storage (D11) that is used for the storage running program, their data terminal is connected data/address bus and address bus respectively with the address end, and their reading and writing control end is respectively by control bus input reading and writing signal.
7, as intelligent multi-serial port bridge as described in the claim 6, it is characterized in that: described address decoding circuitry is made of address decoder (D5) and peripheral component thereof, the input of described address decoder (D5) is respectively by address bus Input Address signal (A8)~(A15), and read by control bus input, write signal, from (ALE) signal of single-chip microcomputer and (PSEN) signal, its output is exported universal asynchronous serialization controller control signal (CSA)~(CSD) respectively, random asccess memory gating signal (CS62) and nonvolatile storage gating signal (CS28).
8, as intelligent multi-serial port bridge as described in the claim 7, it is characterized in that: described universal asynchronous serialization controller adopts the universal asynchronous serialization controller of four-way (D8), the data terminal (D0)~(D7) of the universal asynchronous serialization controller of described four-way (D8) connects data/address bus, (A0)~(A1) on its address end (A0)~(A1) link address bus, its control end (CSA)~(CSD) input is from the universal asynchronous serialization controller control signal (CSA)~(CSD) of address decoding circuitry, its (IOW) end is by control bus input write signal (WR), its (IOR) end is by control bus input read signal (RD), its (RXA, TXA)~(RXD, TXD) end is respectively four groups of descending serial ports.
9, as intelligent multi-serial port bridge as described in the claim 8, it is characterized in that: described communication interface drive circuit adopts serial ports level translator (D3), (D6), (D9) and peripheral component constitute, their (R1 IN), (R2 IN) end receives the data from upper equipment and the next equipment respectively, their (R1 OUT), the then corresponding output received signal of (R2 OUT) end is to signal receiving end and the descending serial port of single-chip microcomputer (D1) and the signal receiving end of up serial port of four tunnel descending serial ports of the universal asynchronous serialization controller of four-way (D8), their (T1 IN), (T2 IN) end connects described each the descending serial port of the universal asynchronous serialization controller of four-way (D8) and the signal sending end of up serial port, their (T1 OUT) respectively, the corresponding dateout of (T2 OUT) end difference is to the next equipment and upper equipment.
10, as intelligent multi-serial port bridge as described in the claim 9, it is characterized in that: the model of described single-chip microcomputer (D1) is DS80C320, the model of described nonvolatile storage (D10) is AT28C256, the model of the universal asynchronous serialization controller of described four-way (D8) is TL16C554, and the model of described serial ports level translator (D3), (D6), (D9) is MAX232.
CNU2004200664983U 2004-06-22 2004-06-22 Intelligent multi serial port bridge Expired - Fee Related CN2728111Y (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CNU2004200664983U CN2728111Y (en) 2004-06-22 2004-06-22 Intelligent multi serial port bridge

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CNU2004200664983U CN2728111Y (en) 2004-06-22 2004-06-22 Intelligent multi serial port bridge

Publications (1)

Publication Number Publication Date
CN2728111Y true CN2728111Y (en) 2005-09-21

Family

ID=35044115

Family Applications (1)

Application Number Title Priority Date Filing Date
CNU2004200664983U Expired - Fee Related CN2728111Y (en) 2004-06-22 2004-06-22 Intelligent multi serial port bridge

Country Status (1)

Country Link
CN (1) CN2728111Y (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101485913B (en) * 2008-12-30 2011-04-13 深圳市普博科技有限公司 Breathing machine inter-plate communication system and method
CN103592867A (en) * 2012-08-14 2014-02-19 成都思迈科技发展有限责任公司 A low-power consumption multipath data processor
CN103933626A (en) * 2014-05-13 2014-07-23 博彦网鼎信息技术有限公司 Method and equipment for collecting data of hemodialysis machine

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101485913B (en) * 2008-12-30 2011-04-13 深圳市普博科技有限公司 Breathing machine inter-plate communication system and method
CN103592867A (en) * 2012-08-14 2014-02-19 成都思迈科技发展有限责任公司 A low-power consumption multipath data processor
CN103933626A (en) * 2014-05-13 2014-07-23 博彦网鼎信息技术有限公司 Method and equipment for collecting data of hemodialysis machine

Similar Documents

Publication Publication Date Title
CN101799795A (en) 1553B bus monitor and bus system with same
CN101296065B (en) Method and system for improving reliability of redundancy main station
CN108228513B (en) Intelligent serial port communication device based on FPGA framework
CN105406998A (en) Dual-redundancy gigabit ethernet media access controller IP core based on FPGA
CN1074050A (en) Bus control logic for computer with dual-bus architecture
CN201604665U (en) Communication interface equipment of train control center
CN105573239A (en) High speed backboard bus communication control device and method
CN101079782A (en) Wind site communication network using dual loop redundancy
CN101000591A (en) Double-machine redundancy system based on embedded CPU
CN102402422B (en) The method that processor module and this assembly internal memory are shared
CN103067201A (en) Multi-protocol communication manager
CN2728111Y (en) Intelligent multi serial port bridge
CN1715956A (en) Double collecting machine system and it double collecting method for double machine hot back-up
CN1216475C (en) Embedded gate for realizing interconnection between networks with different structures
CN107346298A (en) The method and system of protocol conversion between a kind of parallel bus and UART bus
CN2640134Y (en) Live bus network interconnection unit for connecting high-speed Ethernet and PROFIBUS-DP/PA bus
CN1798114A (en) CAN bus - bridge of Ethernet network
CN101655825B (en) Device for achieving LPC-USB two-way communication by using FPGA and data conversion method of LPC-US and USB-LPC
CN107643997A (en) A kind of method of expansion module automatic addressing
CN108170132B (en) Modular EPS bus processing method based on serial bus
CN206649312U (en) Information gathering redundant system based on multiplex data bus
CN112822290A (en) Train network communication device, system and method
CN1798113A (en) Profibus bus - bridge of Ethernet network
CN2729808Y (en) Data collection device
CN205594375U (en) Communication system based on PLC

Legal Events

Date Code Title Description
C14 Grant of patent or utility model
GR01 Patent grant
C41 Transfer of patent application or patent right or utility model
TR01 Transfer of patent right

Effective date of registration: 20081226

Address after: A2, building 4, building 100080, long vista mansion, No. 18, Haidian District, Beijing, Suzhou Street, 1707

Patentee after: Zhang Guodong

Address before: Room 1707, block A2, No. 18, Haidian District, Beijing, Suzhou Street: 100080

Patentee before: Sibeichi Science and Technology Co., Ltd., Beijing

ASS Succession or assignment of patent right

Owner name: ZHANG GUODONG

Free format text: FORMER OWNER: SIBEICHI SCIENCE AND TECHNOLOGY CO., LTD., BEIJING

Effective date: 20081226

ASS Succession or assignment of patent right

Owner name: BEIJING ENXIN SCIENCE CO., LTD.

Free format text: FORMER OWNER: ZHANG GUODONG

Effective date: 20090904

C41 Transfer of patent application or patent right or utility model
TR01 Transfer of patent right

Effective date of registration: 20090904

Address after: A2, building 4, building 100081, long vista mansion, No. 18, Haidian District, Beijing, Suzhou Street, 1707

Patentee after: Beijing Enxin Technology Co., Ltd.

Address before: A2, building 4, building 100080, long vista mansion, No. 18, Haidian District, Beijing, Suzhou Street, 1707

Patentee before: Zhang Guodong

C17 Cessation of patent right
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20050921

Termination date: 20110622