CN2718639Y - Field bus type intelligent analog quantity outputting control apparatus - Google Patents
Field bus type intelligent analog quantity outputting control apparatus Download PDFInfo
- Publication number
- CN2718639Y CN2718639Y CNU2004200784044U CN200420078404U CN2718639Y CN 2718639 Y CN2718639 Y CN 2718639Y CN U2004200784044 U CNU2004200784044 U CN U2004200784044U CN 200420078404 U CN200420078404 U CN 200420078404U CN 2718639 Y CN2718639 Y CN 2718639Y
- Authority
- CN
- China
- Prior art keywords
- circuit
- change
- address
- chip
- over circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P90/00—Enabling technologies with a potential contribution to greenhouse gas [GHG] emissions mitigation
- Y02P90/02—Total factory control, e.g. smart factories, flexible manufacturing systems [FMS] or integrated manufacturing systems [IMS]
Abstract
A field bus type intelligent analog quantity outputting control apparatus is composed of a signal controlling fraction and a signal processing fraction. The apparatus comprises an SCM (1), an address decoding circuit (2), a protocol interface circuit (3), an address locking and storing circuit (4), an occupied point address circuit (5), a slice outward expander circuit (6) and a watch-dog circuit (8), all of which belong to the main board fraction. The apparatus also comprises a D/A converting circuit (7) and V/I converting circuits (9-1-9-8), all of which belong to the function daughter board fraction, wherein, the SCM is respectively connected with the address decoding circuit, the protocol interface circuit, the address locking and storing circuit, the occupied point address circuit, the slice outward expander circuit, the D/A converting circuit and the watch-dog circuit. The protocol interface circuit is connected with the field bus, and the output terminals of the D/A converting circuit are respectively connected with the V/I converting circuits (9-1-9-8).
Description
Technical field
The utility model is a kind of on-site bus type intelligent analog quantity output-controlling device, belongs to the Field Bus Control Technology field.
Background technology
Fieldbus (fieldbus) 20th century the mid-80 grow up in the world.According to IEC (International Electrotechnical Commission) IEC1158 definition, be installed in make or the field device of process area and the automaton in the pulpit between digital, serial, the data bus of multi-point be called fieldbus.
The revolution of infotech has been facilitated in developing rapidly, interpenetrate and combination of The present computer technology, the communication technology and microelectric technique.Human society has entered since the information society, and information has become an Important Kind of Productivity key element and played a greater and greater role in the survival and development of social all trades and professions.All strengthening the critical positions that information infrastructure building has been placed on the enterprise operation development strategy, IT application in enterprises is the road that must have of enterprise in the information economy era development in many large enterprises of countries in the world.The informationization of enterprise should be management, the production and selling that goes to promote enterprise with informationalized function.
Along with the formation of world market, 20 world in the end of the century, the competition between the enterprise is unprecedentedly fierce.Be in commercial production among the world market and must accelerate the exploitation of new product, adjust the Time To Market T (time to market) of product by the market demand, improve quality Q (quality), C (cost) reduces cost, and constantly improve after sale service S (service), could in violent competition, be in the invincible position.In order to adapt to the market competition needs, in the process of pursuing TQCS, formed computer integrated manufacturing system (CIMS) gradually.Its adopts the viewpoint of system integration, information integration to organize commercial production, and adopts technology such as computing machine, robotization, communication to realize the comprehensive automation of whole process, to improve production and processing, management decision etc.Because it regards whole process of production as process that collection, transmission and the processing of information are handled, thereby infotech becomes the key factor of industrial processes.Comprehensive automation is exactly on the basis of information acquisition, processing, and utilization network and database technology realize the integrated of information, in the basic enterprising one-step optimization production and the operation of integrated information, improves the market adaptability to changes and the competitiveness of enterprise.And the observing and controlling automated system that is in the production run bottom still adopts line one to one, measure and control with the simulating signal of voltage, electric current, or the Distributed Control System (DCS) (DCS) of employing self-closed type, be difficult between realization equipment and the equipment and the message exchange between the system and the external world, make automated system become " information island ".Realize the information integration of whole process of production, implement comprehensive automation, just must design a kind of can industry spot environment operation, dependable performance, cheap communication system, to realize between the on-the-spot automatic intelligent equipment message exchange with the external world.Fieldbus produces under this background.
Field bus control system is based on open, the digitizing of bottom control network, the control system of multi-point.He inserts traditional measuring and controlling instrument table with microprocessor, make them all have the ability of digital computation and digital communication separately, adopt the twisted-pair feeder that simply to connect etc. as bus then, a plurality of measuring and controlling instrument tables are linked to be network system, and by communication protocol open, unified, standard, between a plurality of computerized measurement opertaing devices and between field instrument and the supervisory control comuter at the scene, realize data transmission and message exchange, form the robot control system(RCS) of various adaptation actual needs.The technical characterstic of fieldbus has adapted to industrial control system to direction decentralized, networked, intelligent development, bring bigger material benefit and more convenience for the final user of automated system, and the instrument and meter for automation, Distributed Control System (DCS) (DCS), Programmable Logic Controller (PLC) product that impel present production face the major transformation of aspects such as architecture, function, caused updating again of industrial automation product, thereby fieldbus has become worldwide automatic control technology focus, has been described as cross-centennial automatic control new technology.
Summary of the invention
Technical matters: the purpose of this utility model provides a kind of on-site bus type intelligent analog quantity output-controlling device, solve the output control problem of some 4-20mA standard analog amount signals of concentrating relatively in the production run field control, a kind of product of higher price-performance ratio is provided for the integrated realization based on the distributed output control system of profibus-Dp fieldbus.
Technical scheme: on-site bus type intelligent analog quantity output-controlling device of the present utility model, form by signal controlling part and signal processing part branch, this device comprise main board single-chip microcomputer, address decoding circuitry, protocol interface circuit, address latch circuit, establish station address circuit, sheet and expand circuit, watchdog circuit outward; The D of function daughter board part A change-over circuit, V the I change-over circuit; Wherein, single-chip microcomputer respectively with address decoding circuitry, protocol interface circuit, address latch circuit, establish station address circuit, sheet and expand circuit, D A change-over circuit, watchdog circuit outward and join, the protocol interface circuit connects fieldbus, D the output terminal of A change-over circuit connect respectively V the I change-over circuit.Concrete annexation is: " P24, P25, P26, the P27 " of the center processor chip in single-chip microcomputer end respectively with address decoding circuitry in " A, B, C, G2A " end of code translator join; " P20, P21, the P22 " of center processor chip end respectively with the protocol interface circuit in " A0, A1, A2 " end of protocol chip join; " P00～P07 " of center processor chip end respectively with address latch circuit in " 1D～8D " end of latch, " 1Y1～1Y4; 2Y1～2Y4 " if of the on-off circuit in station address circuit end, " DQ0～DQ7 " end that sheet is expanded the expanded circuit in the circuit outward joins, " P1.0; P1.1; P1.2 " of center processor chip end and D " P1.0; P1.1; P1.2 " end of change-over circuit in the A change-over circuit join, " P1.0; P1.1; P1.3 " of center processor chip end and D " P1.0; P1.1; P1.3 " end of change-over circuit in the A change-over circuit join, " P1.0; P1.1; P1.4 " of center processor chip end and D " P1.0; P1.1; P1.4 " end of change-over circuit in the A change-over circuit join, the output terminal of the amplifier in " RESET " end of center processor chip and the watchdog circuit joins;
Beneficial effect:: the utility model provides a kind of current collection source based on the profibus-Dp field bus technique, CPU, Control on Communication, signal condition, data processing, digital-to-analog conversion, V/I conversion, state indication etc. in the 4-20mA of one standard analog amount output-controlling device, makes the integrated realization of the distributed output control system of profibus-Dp fieldbus flexible more and convenient.
This apparatus features be current collection source, CPU, Control on Communication, signal condition, analog to digital conversion, data processing, state indication etc. in one, greatly reduce costs such as the manufacturing cost of instrument and installation, debugging, operation maintenance.
Implement present technique and have that the efficiency of management is higher, managerial ability is stronger, antijamming capability is better, monitor the characteristics that precision is more excellent, construction costs is lower etc.
Description of drawings
Fig. 1 is a general structure synoptic diagram of the present utility model.Wherein have main board single-chip microcomputer 1, address decoding circuitry 2, protocol interface circuit 3, address latch circuit 4, establish station address circuit 5, sheet and expand circuit 6, watchdog circuit 8 outward; The D of function daughter board part A change-over circuit 7, V I change-over circuit 9-1～9-8.
Fig. 2, Fig. 3 are circuit structure schematic diagrams of the present utility model.
Fig. 4 is that the conversion of the utility model one-channel signal is the structure principle chart of V I change-over circuit.
Embodiment
On-site bus type intelligent analog quantity output-controlling device of the present utility model, form by signal controlling part and signal processing part branch, this device comprise main board single-chip microcomputer 1, address decoding circuitry 2, protocol interface circuit 3, address latch circuit 4, establish station address circuit 5, sheet and expand circuit 6, watchdog circuit 8 outward; The D of function daughter board part A change-over circuit 7, V I change-over circuit 9-1～9-8; Wherein, single-chip microcomputer 1 respectively with address decoding circuitry 2, protocol interface circuit 3, address latch circuit 4, establish station address circuit 5, sheet and expand circuit 6, D A change-over circuit 7, watchdog circuit 8 outward and join, protocol interface circuit 3 connects fieldbus, D the output terminal of A change-over circuit 7 connect respectively V I change-over circuit 9-1～9-8.
1.CPU and peripheral circuit
This part comprises that mainly 89C52 single-chip microcomputer, address decoding circuitry, internal memory expanded circuit, watchdog circuit, tributary address dial-up are provided with circuit such as circuit.
Address decoding circuitry adopts the mode of peripheral hardware and external data RAM unified addressing, and the high address line is through A
12～A
14Form chip selection signal output behind the 3-8 code translator, the Enable Pin of code translator meets address wire A
15, therefore have 8 road chip selection signal XCS0 to XCS7 and export.
External RAM adopts chip 62256, is total to 32K, and the chip selection signal end links to each other with address wire A15 after phase inverter is anti-phase, so the address realm of external RAM is 8000H～FFFFF.
The watchdog reset circuit of being made up of MAX705 can guarantee that Single Chip Microcomputer (SCM) system can reliable reset when program " race flies ", the reset pulse output of MAX705 has positive pulse and negative pulse dual mode, when reset pulse is negative pulse, be connected to the reset terminal of single-chip microcomputer behind the external phase inverter of needs.Under normal circumstances, the P1.x pin is no more than 1.6s and just sends " feeding dog " signal to the WDI end, after program is absorbed in endless loop, signal can't send " to feed dog ", when endless loop working time surpasses 1.6s, the house dog output WDO of MAX705 is with step-down and trigger MR, and reset signal is from the output of RESET end.
The setting of tributary address is obtained by DIP device, and the state of DIP device selects the position by producing the input end that corresponding high-low level signal is connected to 74LS244, and when chip selection signal XCS0 was effective, tributary address was exported by data bus.
2. field bus communication part
This part, communication controler have adopted Siemens SPC3 protocol chip.SPC3 can independently finish whole PROFIBUS-DP communication functions, comprises framing, transmission, reception, mistake processing, reduction of data of data etc.So both can quicken the execution of communication protocol, also can reduce the software program in the interface model microprocessor.Bus access is by hardware driving, and data send a dual port RAM in SPC3, adopts data-interface with communicating by letter between the application, and the exchange of data is independent of the bus cycles, and message transmission rate has obtained improving greatly, and maximal value can reach 12Mb/s.The design of communication mainboard can be adopted the mode of peripheral hardware and external data RAM unified addressing, and the high address line is through A
12～A
14Behind the 3-8 code translator, form chip selection signal output.
SPC3 protocol chip inside contains the RAM of 1.5k, and address realm is * 000H～* 5FFH, can be the address space that this chip distributes 1000H--1FFFH; The RAM chip 62256 of outside expansion 32K, its address space can be assigned as 8000H--FFFFH.Remaining mouthful of line and chip selection signal line can be caused from plate interface.
The output of SPC3 protocol chip is carried out communication by RS-485 interface circuit and PROFIBUS-DP bus.Two photoelectric isolated chip HCPL0721 are arranged in this circuit, be used for the isolation of high speed communication of signals; The chip for driving that meets RS485 standard SN75176 is as the driving of supporting the 12M baud rate.Use 9 pin Sub D sockets, provide necessary A-line, B-line, VP, GND and RTS signal.
We design corresponding lattice network this external anti-lightning strike and anti-interference aspect.Under the condition that does not influence the original signal sending and receiving, receive and send the components and parts in loop with protection.
3. output is controlled and the processing section
The analog quantity output control circuit mainly comprises D/A change-over circuit, output latch circuit and V/I translation circuit.Most in the past D/A conversion chip needs the whole P0 mouth resource of single-chip microcomputer and some other control signal, expends ample resources, and this is infeasible when the multi-functional DP slave station of design.Adopt I
2The C bus device only need serial time clock line and serial data line can be between the device that is connected on the bus transmission information, but the serial communication signals line need be used to connect other equipment and can not take when design DP slave station, and traditional I
2The D/A conversion chip of C bus form only can be realized the output of single channel analog quantity, and this also should not adopt in the DP slave station of needs realization multi-analog output.
Adopt programmable I
2The D/A conversion chip of the multichannel output of C bus form utilizes the software simulation serial clock signal, just can solve the problem of mcu resource anxiety in the design of DP slave station well.We have selected the TLV5618 chip for use in the design of analog quantity output slave station for this reason, this chip can be realized the output of two-way analog quantity by programming, adopt the mode of software simulation on arbitrary parallel port line of single-chip microcomputer, to realize serial clock signal output, only need take 4 heel pieces and select signal wire, 1 data lines and 1 simulated clock simulation clock signal wire just can be realized the output of 8 tunnel analog quantitys.The TLV5618 chip internal carries the output latch function, need not signal holding circuit, and digital input end has this schmitt trigger, has higher noise inhibiting ability, and the power consumption when working under the 5V power supply only is 3～8mW.
When chip selection signal CS is in low level, the data of input by serial clock regularly, with highest significant position the preceding mode read in 16 bit shift register in the sheet, wherein preceding 4 is program bit, back 12 is data bit.At the negative edge of SCLK, chip moves into input register with data, at the rising edge of CS data is sent to the DAC register.All CS saltus steps should occur in SCLK be input as low level the time.Adopt 4 TLV5618, the circuit design that realizes 8 tunnel analog quantitys output as shown in Figure 3.
Voltage reference chip MC1403 is used to provide 2.5V accurate reference voltage, because the measurement range of TLV5618 is the twice of reference voltage, so the analog voltage amount output area is 0～5V.4 TLV5618 shared data input signal cable P1.0 and serial clock analog signal line P1.1 adopt different chip selection signal lines to carry out chip enable, can realize the output of 4 tunnel dual analog amounts, i.e. 8 tunnel analog quantitys output.
The main external device of the electric current loop translation circuit of being made up of XTR110KP is a PMOS field effect transistor, be used for electric current is sent to load, XTR110KP is a multiple use electric current ring transmitter, can select different signal input ranges and magnitude of current output area by adopting the different modes of connection, 0～5V voltage input can be converted to the output of 4～20mA magnitude of current by the mode of connection among the figure, one-channel signal conversion circuit be V I change-over circuit as shown in Figure 4.
Overall circuit connecting relation is: the center processor chip CPU in the single-chip microcomputer 1 " P24, P25, P26, P27 " end respectively with address decoding circuitry 2 in " A, B, C, G2A " end of code translator U2 join; Center processor chip CPU " P20, P21, P22 " end respectively with protocol interface circuit 3 in " A0, A1, A2 " end of protocol chip U1 join; Center processor chip CPU " P00～P07 " end respectively with address latch circuit 4 in " 1D～8D " end of latch U3, the on-off circuit U9 in the station address circuit 5 if " 1Y1～1Y4; 2Y1～2Y4 " end, " DQ0～DQ7 " end that sheet is expanded the expanded circuit U4 in the circuit 6 outward joins, center processor chip CPU " P1.0; P1.1; P1.2 " end and D " P1.0; P1.1; P1.2 " end of change-over circuit U11 in the A change-over circuit 7 join, center processor chip CPU " P1.0; P1.1; P1.3 " end and D " P1.0; P1.1; P1.3 " end of change-over circuit U12 in the A change-over circuit 7 join, center processor chip CPU " P1.0; P1.1; P1.4 " end and D " P1.0; P1.1; P1.4 " end of change-over circuit U13 in the A change-over circuit 7 join, the output terminal of the amplifier U13F in " RESET " end of center processor chip CPU and the watchdog circuit 8 joins.
Claims (2)
1, a kind of on-site bus type intelligent analog quantity output-controlling device, form by signal controlling part and signal processing part branch, it is characterized in that this device comprise main board single-chip microcomputer (1), address decoding circuitry (2), protocol interface circuit (3), address latch circuit (4), establish station address circuit (5), sheet is expanded circuit (6), watchdog circuit (8) outward; The D of function daughter board part A change-over circuit (7), V I change-over circuit (9-1～9-8); Wherein, single-chip microcomputer (1) respectively with address decoding circuitry (2), protocol interface circuit (3), address latch circuit (4), establish station address circuit (5), sheet and expand circuit (6), D A change-over circuit (7), watchdog circuit (8) outward and join, protocol interface circuit (3) connects fieldbus, D the output terminal of A change-over circuit (7) connect respectively V I change-over circuit (9-1～9-8).
2, on-site bus type intelligent analog quantity output-controlling device according to claim 1, it is characterized in that the center processor chip (CPU) in the single-chip microcomputer (1) " P24, P25, P26, P27 " end respectively with address decoding circuitry (2) in code translator (U2) " A, B, C, G2A " end join; " P20, P21, the P22 " of center processor chip (CPU) end respectively with protocol interface circuit (3) in " A0, A1, A2 " end of protocol chip (U1) join; " P00～P07 " of center processor chip (CPU) end respectively with address latch circuit (4) in " 1D～8D " end of latch (U3), " 1Y1～1Y4; 2Y1～2Y4 " if of the on-off circuit (U9) in the station address circuit (5) end, " DQ0～DQ7 " end that sheet is expanded the expanded circuit (U4) in the circuit (6) outward joins, " P1.0; P1.1; P1.2 " of center processor chip (CPU) end and D " P1.0; P1.1; P1.2 " end of change-over circuit (U11) in the A change-over circuit (7) join, " P1.0; P1.1; P1.3 " of center processor chip (CPU) end and D " P1.0; P1.1; P1.3 " end of change-over circuit (U12) in the A change-over circuit (7) join, " P1.0; P1.1; P1.4 " of center processor chip (CPU) end and D " P1.0; P1.1; P1.4 " end of change-over circuit (U13) in the A change-over circuit (7) join, the output terminal of the amplifier (U13F) in " RESET " end of center processor chip (CPU) and the watchdog circuit (8) joins.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNU2004200784044U CN2718639Y (en) | 2004-08-06 | 2004-08-06 | Field bus type intelligent analog quantity outputting control apparatus |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNU2004200784044U CN2718639Y (en) | 2004-08-06 | 2004-08-06 | Field bus type intelligent analog quantity outputting control apparatus |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN2718639Y true CN2718639Y (en) | 2005-08-17 |
Family
ID=34893935
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNU2004200784044U Expired - Fee Related CN2718639Y (en) | 2004-08-06 | 2004-08-06 | Field bus type intelligent analog quantity outputting control apparatus |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN2718639Y (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103777549A (en) * | 2014-01-21 | 2014-05-07 | 深圳市中联通电子有限公司 | Digital quantity output controller for Internet of Things |
| CN112087357A (en) * | 2020-09-07 | 2020-12-15 | 中国石油化工股份有限公司 | Oil field-based digital Modbus communication address conversion box and control method |
-
2004
- 2004-08-06 CN CNU2004200784044U patent/CN2718639Y/en not_active Expired - Fee Related
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103777549A (en) * | 2014-01-21 | 2014-05-07 | 深圳市中联通电子有限公司 | Digital quantity output controller for Internet of Things |
| CN112087357A (en) * | 2020-09-07 | 2020-12-15 | 中国石油化工股份有限公司 | Oil field-based digital Modbus communication address conversion box and control method |
| CN112087357B (en) * | 2020-09-07 | 2022-05-31 | 中国石油化工股份有限公司 | Oil field-based digital Modbus communication address conversion box and control method |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN103345227A (en) | Micro grid monitoring and energy management device and method | |
| CN107695775B (en) | Heavy digital control machine tool heat error compensation control system and thermal error compensation method based on CPS | |
| CN101854083A (en) | Adaptive device for realizing A/D conversion protocol of power equipment | |
| CN1601415A (en) | Opening rearrangeable soft digital control system | |
| CN101163017A (en) | Embedded transformer station information integrated server | |
| CN106737769A (en) | The framework of industrial robot motion controller | |
| CN102354162B (en) | Motion control interface and interface controller | |
| CN203366096U (en) | A microgrid monitoring and energy-managing device | |
| CN2718639Y (en) | Field bus type intelligent analog quantity outputting control apparatus | |
| CN202145273U (en) | Multi-axis numerical control system | |
| CN100558054C (en) | Building controller based on Ethernet | |
| CN101587337A (en) | Multifunctional electric power universal controller | |
| CN2671241Y (en) | In situ bus intelligent switch volume data collector | |
| CN2718696Y (en) | In-situ bus type intelligent switch quantity output controlling device | |
| CN201788397U (en) | Real-time industrial Ethernet controller | |
| CN108345236A (en) | A kind of control system based on EtherCAT | |
| CN102520655A (en) | Marine engine room data acquisition and monitoring system based on OLE for process control (OPC) technology | |
| CN2662361Y (en) | Field bus type intelligent analog data acquisition unit | |
| CN201417385Y (en) | Multifunctional power electronic general-purpose controller | |
| CN202145647U (en) | Protocol converter | |
| CN201084005Y (en) | Embedded machine tool numerical control system based on ARM technology | |
| CN210402906U (en) | Production line letter sorting system based on Niagara development platform | |
| CN209265221U (en) | Five road Lora of one kind communicate concentrator | |
| CN203658838U (en) | Labview-based testing system of RS485 bus structure DCS system I/O slave station | |
| CN2522906Y (en) | General integrated long-range observing and controlling terminal |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C19 | Lapse of patent right due to non-payment of the annual fee | ||
| CF01 | Termination of patent right due to non-payment of annual fee |