CN2497316Y - Electronic circuit test box operated by computer network - Google Patents
Electronic circuit test box operated by computer network Download PDFInfo
- Publication number
- CN2497316Y CN2497316Y CN 01259814 CN01259814U CN2497316Y CN 2497316 Y CN2497316 Y CN 2497316Y CN 01259814 CN01259814 CN 01259814 CN 01259814 U CN01259814 U CN 01259814U CN 2497316 Y CN2497316 Y CN 2497316Y
- Authority
- CN
- China
- Prior art keywords
- circuit
- card
- plug
- control
- experimental
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Tests Of Electronic Circuits (AREA)
Abstract
The utility model discloses an electronic circuit test box which can be operated through the computer network. The utility model includes a box body, a test circuit and a power supply; the test circuit includes a main control plate circuit and an insertion card circuit; the main control plate circuit includes an RS-485 interface circuit, a single chip, an extensible slot circuit and an input and output control passage module; the RS-485 interface circuit is connected with an asynchronous serial communication interface SCI of the single chip; the extensible slot circuit and the input and output control passage module are connected with the I/O port of the single chip; the insertion card circuit includes a main control plate interface, an insertion card circuit controller and an insertion card test circuit; the input terminal of the insertion card test controller is connected with an address line; the output terminal is connected with a selected communication pipe foot of each apparatus element of the test circuit; the electronic circuit test box of the utility model can be extended to the network terminal by the information network; one group of instruments can be used by multi-user at the same time, and the utilization ratio of the instruments such as the signal generator and the oscillograph, etc. is improved.
Description
Technical field
The utility model relates to a kind of electronic circuit experiment case, relate in particular to a kind of can be by the electronic circuit experiment case of computer network operation.
Technical background
Existing electronic circuit experiment case is by bread board, and electronic devices and components and basic electronic circuit are formed.When doing experiment, also need to use signal generator, oscillograph, according to requirement of experiment, the experimenter pegs graft electronic devices and components on bread board.Signal generator sends various waveforms to experimental circuit, and the output termination oscillograph of experimental circuit just can be seen various output waveforms on oscillograph.This experimental box, the instrument utilization factor is low, and is subjected to the place, and the time conditions restriction generally will be finished in the laboratory within a certain period of time.Carry out long-distance education by computing machine and network at present, become the important means of people's acquire knowledge.People wish to stay indoors and just can do various electronic circuit experiments.
Summary of the invention
At above not enough the purpose of this utility model be, provide a kind of can be by the electronic circuit experiment case of computer network operation, to improve the instrument utilization factor.
A kind ofly can comprise casing by the electronic circuit experiment case of computer network operation, experimental circuit and power supply, described experimental circuit comprises master control borad circuit and plug-in card circuit; Described master control borad circuit comprises the RS-485 interface circuit, single chip machine controlling circuit, expansion slot control circuit and input and output control channel module, described RS-485 interface circuit links to each other with the asynchronous serial communication interface SCI of single-chip microcomputer, the operational order that reception server sends, single-chip microcomputer is handled operational order; Described expansion slot circuit, input and output control channel module links to each other with the single-chip processor i/o mouth; Described input and output control channel module links to each other by data bus with the expansion slot circuit; Described single-chip microcomputer is by the experimental circuit on the I/O control expansion slot, and the circuit that experimentizes connects, and circuit parameter is set, and connects IO channel; Described plug-in card circuit comprises the master control borad interface, plug-in card circuit controller and plug-in card experimental circuit, and described plug-in card experimental circuit comprises several resistance, electronic components such as electric capacity, operational amplifier; The input end link address line of described plug-in card experimental circuit controller, output terminal links to each other with the gating pin of each electric elements of described experimental circuit; The front of described casing is provided with an input port, two delivery outlets and a start button.
A kind of can be by the electronic circuit experiment case of computer network operation, described plug-in card experimental circuit also comprises digital regulation resistance and simulant electronic switch, and described simulant electronic switch is multi-channel analog electronic switch chip ADG411, and described digital regulation resistance inner structure comprises electric resistance array, foxy switch, control section, external structure comprise, two terminals of potentiometer, middle foxy, middle foxy moving direction control end, the CE end, resistance is provided with control end.
A kind of can be by the electronic circuit experiment case of computer network operation, it is characterized in that: the expansion slot control circuit controller on the described master control borad is a CPLD ispSLI 1016E plcc44 chip, 8 I/O mouths of described CPLD ispSLI 1016E plcc44 chip link to each other with the PB0-PB7 port of single-chip microcomputer, 3 I/O ports link to each other with the address decoding input end of 4051 chips of control output channel, 4 I/O ports link to each other with the INH port of control output channel 4051, IN0 port control signal generator is connected with oscillograph, IN1, IN2 links to each other with 4051 INH port of control output channel, be used for corresponding 4051 chips are selected, 8 I/O mouths link to each other with the TEST port of experiment expansion slot.
RS-485 interface circuit on the utility model electronic circuit experiment case master control borad circuit is the serial communication circuit between motherboard and the server, not only realized level match by interface circuit, and has realized communicating by letter of server and experimental box; Digital regulation resistance and the analog switch unified addressing in the experiment box hardware system experimental circuit plug-in card used, when the address of certain element of server being outputed on the control address line ADD7-ADD0, plug-in card circuit controller on this element place experimental circuit plug-in card can be deciphered it, thereby control this element or open simulant electronic switch or the gating digital regulation resistance, by control, thereby reach control to experimental circuit to the element in the experimental circuit.The utility model electronic circuit experiment case can expand to the network terminal by information network, and the student does the restriction that experiment need not be subjected to when and where, handles instrument at far-end.Simultaneously can many people shared kits simultaneously, improved signal generator, the utilization factor of instruments such as oscillograph.
Below in conjunction with accompanying drawing the utility model is described in further details:
Description of drawings
The outside drawing of Fig. 1 the utility model electronic circuit experiment case.
Fig. 2 the utility model electronic circuit experiment case master control borad circuit block diagram.
Fig. 3 the utility model electronic circuit experiment case plug-in card circuit block diagram.
Fig. 4 the utility model electronic circuit experiment case master control borad circuit theory diagrams.
Fig. 5 the utility model electronic circuit experiment case command execution process flow diagram.
Fig. 6 the utility model electronic circuit experiment case digital regulation resistance handling procedure process flow diagram.
Fig. 7 the utility model electronic circuit experiment case IO channel control program process flow diagram.
Plug-in card circuit theory diagrams of Fig. 8 the utility model electronic circuit experiment case.
Embodiment
Comprise casing with reference to Fig. 1 the utility model electronic circuit experiment case, experimental circuit and power supply are shaped on experimental circuit and power supply in the electronic circuit experiment casing; The front of described casing is provided with an input port, two delivery outlets and a start button.
With reference to Fig. 2, the master control borad circuit comprises the RS-485 interface circuit, single-chip microcomputer, expansion slot circuit and input and output control channel module.The RS-485 interface circuit is the serial communication circuit between main frame and the server.Single-chip microcomputer on the master control borad is selected the MC68HC05C9 chip of Motorala company for use.The Asynchronous Serial Interface circuit SCI of MC68HC05C9 is the full duplex universal asynchronous receiver/transmitter (UART).It is used between MCU and CRT terminal or PC carries out communication.SCI uses standard non-return-to-zero form, and Baud rate generator produces standard baud rate frequency by the MCU oscillator in the sheet.The Rs-485 interface circuit links to each other with the asynchronous serial communication interface SCI of MCU, the expansion slot circuit, and the IO channel module links to each other with the I/O mouth of MCU.Steering logic on the MCU management master control borad, the main function that realizes is: by asynchronous serial communication interface (SCI) through RS-485 bus and server communication, receive and carry out the order that server sends, after MCU handles operational order, by IO channel control module on the I/O control master control borad and the corresponding experimental circuit on the expansion slot, the circuit that experimentizes connects, and circuit parameter is set, and connects IO channel.
With reference to Fig. 3, the plug-in card circuit comprises the master control borad interface, plug-in card circuit controller and plug-in card experimental circuit, and the plug-in card experimental circuit comprises several resistance, components and parts such as electric capacity and operational amplifier.The input end link address line of plug-in card experimental circuit controller, output terminal links to each other with the gating pin of each components and parts of described experimental circuit.
With reference to Fig. 4, can be by the electronic circuit experiment case circuit diagram of computer network operation.Have 8 expansion slot on the master control borad, multiway analog switch 4051 chips, a CPLDispSLI 1016E plcc44 chip, a MCU.Each piece plug-in card experimental circuit has one tunnel input and four tunnel output measurement points.Have 8 expansion slot on the master control borad, each expansion slot has one tunnel input and four tunnel outputs, then has 8 tunnel inputs and 32 tunnel outputs on the master control borad.Suppose all to be inserted with on each expansion slot the experimental circuit card, during operation, master control borad is according to the address of the experimental circuit in the operational order, select in 8 expansion slot, and the experimental circuit of inserting thereon operated, and the input of operated plug-in card experimental circuit is connected with the output of signal generator, the output measurement point of operated plug-in card experimental circuit, according to user's operating command, select four outputs one of measurement points to be connected with oscillographic input.The address wire add0-add7 of expansion slot is connected with the add0-add7 port of MCU; The H/L port is connected with the H/L port of MCU; The PULS port is connected with the PULS port of MCU, and the TEST port of expansion slot connects the TEST port of CPLD chip; Expansion slot input end S is connected with the S port of multiway analog switch 4051 chips; Output terminal E is connected with the E port of multiway analog switch 4051 chips; What the plug-in card circuit controller made is piece of CPLD ispl si1016-60 PLCC44 chip, and each pin connects as follows: CTL0-CTLT links to each other with the PB0-PB7 of MCU; INC-INA is connected with 4051 address decoding input end of control input channel; OUTC-OUTA links to each other with 4051 address decoding input end of control output channel; OUTEN-OUT4EN links to each other with 4051 the INH end of control output channel, is used for corresponding 4051 chips are selected.The digital regulation resistance X9C102 inside of using in the experimental circuit comprises, electric resistance array, foxy switch, control section.Its resistance is equally divided into 100 some scalable, its pin is described below: RH/VH, RL/VL are two terminals of potentiometer, and RW/VW is foxy in the middle of being, the U/D pin is middle foxy moving direction control, work as U/D=0, the middle foxy direction that reduces to resistance value moves; Work as U/D=1, the middle foxy direction that increases to resistance value moves.The CS pin is the CE end, and the INC pin is that resistance is provided with control end.It is that negative edge triggers.When pin INC sends the pulse of some, the value of digital regulation resistance will increase and decrease according to pulse number.Program and the process flow diagram that the utility model lock is related to done an explanation below
Slave unit begins to carry out user's operating command after receiving the order data frame.In the data message field of order data frame is user's operating command.Comprised user operational order in one frame data to a hookup.For slave unit can be discerned and it be handled, they are kept in the data message field of order data frame with certain form.Owing to the operation to experimental circuit is actually simulant electronic switch in the specific hookup and digital regulation resistance are operated, promptly Single Chip Microcomputer (SCM) program is controlled element.As required, the part classification in the system, and discern by certain form.Generally, the information of an element comprises 2
-3 bytes.The identification of the component type that first byte is used for, second and third byte are the parameter of element.The meaning of component type and sign thereof and parameter sees the following form:
In the data message field of order data frame the parts number of first byte for comprising in this field, according to this numerical value command execution program each element is handled respectively, finally reach the purpose that experimental circuit is operated.Fig. 5 is the flow process of command execution program.Handling procedure to each element is introduced below.The simulant electronic switch handling procedure is fairly simple for the processing of simulant electronic switch.Because in its parameter is exactly the address of simulant electronic switch, so directly parameter value is sent to control data line ADD0-ADD7, corresponding simulant electronic switch is then closed, thereby finishes the processing to it.First byte of the parameter of digital regulation resistance handling procedure digital regulation resistance is the digital regulation resistance address that will control, it send to control data line ADD0-ADD7 then the gating end of corresponding digital potentiometer address be changed to low level.Second byte of parameter increases and decreases the value of digital regulation resistance.To the value of setting of digital regulation resistance should-
-+ between, if this value is a negative integer, promptly its most significant digit is 1, then the value of digital regulation resistance is successively decreased.If this value is a positive integer, promptly its most significant digit is 0, and then the value to digital regulation resistance increases progressively.Send for this digital regulation resistance according to its absolute value afterwards pulse is set.Its flow process such as Fig. 6.Hookup identification process sequence test circuit identifier has indicated the operated experimental circuit plug-in card of this operational order of program.Program is at first searched the address of operated experimental circuit plug-in card in experimental circuit plug-in card address table according to its parameter.Search the position of expansion slot on this plug-in card place master control borad afterwards, and slot number is existed among the internal storage location slot.The signal source input processing program is owing to hardware design, and IO channel control need be provided with after all elements are handled again.Therefore the signal source input processing program only is kept at the parameter of signal source input element in the in_on internal storage location simply.The parameter that output measurement point processing program output measurement point is handled program singal source input element is kept in the in_on internal storage location, handles this element again after all elements are handled.All elements of IO channel control and treatment program processed intact after, IO channel is provided with.Program is according to being kept at content in slot, in_on and the out_on internal storage location, and the input of determining which expansion slot is connected with the output of signal generator and that of this expansion slot exported measurement point and be connected with oscillographic input.Flow process such as Fig. 7:
| Component type | Sign | Parameter length | The parameter meaning |
| Digital regulation resistance | R，$72 | 2 | First byte is that address second byte of digital regulation resistance is the numerical value of digital regulation resistance increase and decrease |
| Simulant electronic switch | K，$6 | 1 | The address of simulant electronic switch |
| The signal source input | I，$69 | 1 | $05 |
| The output measurement point | S，$73 | 1 | Label at correspondence output measurement point |
| The hookup sign | C，$63 | 1 | The position of this experimental circuit plug-in card in experimental circuit plug-in card address table |
Wherein the decoding address of input channel being pressed following formula produces:
Addr_in＝[slot]-1；
The decoding address of output channel is pressed following formula and is produced:
Addr_out=(LMB of ([slot]-1)) * 4+ ([out_on]-1); And low three of passage control address byte be the low three-bit value of Addr_out, and Addr_in hangs down three value as the 5th to 3 of passage control address byte, and its Senior Two position is %10.
With reference to experiments such as the sign-changing amplifier that comprises the application of operational amplifier in Fig. 8 plug-in card circuit, integrator, differentiator, single order active high-pass filter, single order active low-pass filters.Be example now, the process of total system and even experimental box work is described with the sign-changing amplifier.
1) user opens program in client, and the Connection Service device is selected on the program of client by " application of operational amplifier----sign-changing amplifier ", connects circuit in program, presses the POWER key and sends instruction to server.
2) by network, server receives the order that client sends, and sends to the single-chip microcomputer M69HC05C9 of the MCU------MOTOROLA company on the experimental box after treatment again by the serial ports (RS485 standard) of server.
3) after MCU receives the order that will do the sign-changing amplifier experiment, send instruction to the CPLDispSLI 1016E plcc44 chip on the master control borad, after CPLD receives instruction, control the electronics multiselect switch CD4051 passage that leads to the 1st expansion slot and open, make the input and output passage all point to the 1st expansion slot.
4) MCU will send instruction to expansion slot simultaneously, after the CPLDispSLI 1016E plcc44 chip of plug-in card receives instruction on first expansion slot, the corresponding simulant electronic switch ADG411 that it is controlled on the control plug-in card opens, and finishes the connection of sign-changing amplifier circuit.
5) connection of the circuit of sign-changing amplifier has been accomplished the actual connection the experimental box from the figure drilling of client like this, just can experimentize.
Claims (3)
1, a kind ofly can comprise casing by the electronic circuit experiment case of computer network operation, experimental circuit and power supply is characterized in that: described experimental circuit comprises master control borad circuit and plug-in card circuit; Described master control borad circuit comprises the RS-485 interface circuit, single-chip microcomputer, expansion slot circuit and input and output control channel module, described RS-485 interface circuit links to each other with the asynchronous serial communication interface SCI of single-chip microcomputer, the operational order that reception server sends, single-chip microcomputer is handled operational order; Described expansion slot circuit, input and output control channel module links to each other with the single-chip processor i/o mouth; Described input and output control channel module links to each other by data bus with the expansion slot circuit; Described single-chip microcomputer is by the experimental circuit on the I/O control expansion slot, and the circuit that experimentizes connects, and circuit parameter is set, and connects IO channel; Described plug-in card circuit comprises the master control borad interface, plug-in card circuit controller and plug-in card experimental circuit, and described plug-in card experimental circuit comprises several resistance, electric elements such as electric capacity; The input end link address line of described plug-in card experimental circuit controller, output terminal links to each other with the gating pin of each electric elements of described experimental circuit; The front of described casing is provided with an input port, two delivery outlets and a start button.
2, according to claim 1 can be by the electronic circuit experiment case of computer network operation, it is characterized in that: described plug-in card experimental circuit also comprises digital regulation resistance and simulant electronic switch, described simulant electronic switch is a multi-channel analog electronic switch chip 4051, described digital regulation resistance inner structure comprises electric resistance array, foxy switch, control section, external structure comprises, two terminals of potentiometer, middle foxy, middle foxy moving direction control end, the CE end, resistance is provided with control end.
3, according to claim 1,2 described can be by the electronic circuit experiment case of computer network operation, it is characterized in that: described plug-in card circuit controller is a CPLD ispSLI 1016Eplcc44 chip, 8 ports of described CPLD ispSLI 1016E plcc44 chip link to each other with the PB0-PB7 port of single-chip microcomputer, 3 ports link to each other with the address decoding input end of 4051 chips of control output channel, 4 ports link to each other with the INH port of control output channel 4051, IN0 port control signal generator is connected with oscillograph, IN1, IN2 links to each other with 4051 INH port of control output channel, be used for corresponding 4051 chips are selected, 8 TEST ports with the experiment expansion slot link to each other.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 01259814 CN2497316Y (en) | 2001-08-21 | 2001-08-21 | Electronic circuit test box operated by computer network |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 01259814 CN2497316Y (en) | 2001-08-21 | 2001-08-21 | Electronic circuit test box operated by computer network |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN2497316Y true CN2497316Y (en) | 2002-06-26 |
Family
ID=33668113
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 01259814 Expired - Fee Related CN2497316Y (en) | 2001-08-21 | 2001-08-21 | Electronic circuit test box operated by computer network |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN2497316Y (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101901562A (en) * | 2010-07-07 | 2010-12-01 | 博雅创世(北京)智能科技有限公司 | Electronic control experimental device |
| CN106530899A (en) * | 2016-12-02 | 2017-03-22 | 大连佳音科技有限公司 | Intelligent detection device for piano |
| CN118041845A (en) * | 2024-03-13 | 2024-05-14 | 武汉凌特信息技术有限公司 | Real-time bidirectional interaction experiment support system of networked experiment box |
-
2001
- 2001-08-21 CN CN 01259814 patent/CN2497316Y/en not_active Expired - Fee Related
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101901562A (en) * | 2010-07-07 | 2010-12-01 | 博雅创世(北京)智能科技有限公司 | Electronic control experimental device |
| CN106530899A (en) * | 2016-12-02 | 2017-03-22 | 大连佳音科技有限公司 | Intelligent detection device for piano |
| CN118041845A (en) * | 2024-03-13 | 2024-05-14 | 武汉凌特信息技术有限公司 | Real-time bidirectional interaction experiment support system of networked experiment box |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5457784A (en) | Interfacing system using an auto-adapting multi-ported control module between an i/o port and a plurality of peripheral adaptors via bus extending cables | |
| CN100563117C (en) | A kind of power cord chopped wave communication transmitting-receiving circuit | |
| US7660346B1 (en) | Apparatus and method for enabling a connection over a serial interface | |
| CN2497316Y (en) | Electronic circuit test box operated by computer network | |
| CN107843796A (en) | Armored vehicle chassis electronic equipment detection means | |
| CN110610639A (en) | Course extensible comprehensive teaching experiment platform | |
| CN110470927A (en) | A kind of key-press test method and button testing device | |
| CN1821989A (en) | Single bus two-way communication protocol revolving analyzer | |
| CN107153376A (en) | A kind of electronic controller | |
| CN208737289U (en) | A kind of automatic production line work station intelligent training checking system based on PLC | |
| CN210925146U (en) | Course extensible comprehensive teaching experiment platform | |
| MX2013015247A (en) | Interface signal conversion sub-circuit board for dc brushless motor. | |
| CN2457611Y (en) | Intelligent flaw detector for group of lines | |
| CN214586878U (en) | Modbus bus communication digital input/output system | |
| CN221227571U (en) | Communication system for CAN and Ethernet sharing RJ45 switching | |
| CN209657105U (en) | A kind of portable general interface debugging device based on Ethernet | |
| CN221782287U (en) | Universal adapter for adapting traction auxiliary converter | |
| CN207994225U (en) | Intelligent Network Element connector | |
| CN210895071U (en) | Multi-channel isolation communication device and electrical equipment | |
| CN220137684U (en) | USB switcher and car machine pressure test system | |
| CN1022868C (en) | Real-time feedback and processing system of education informations | |
| CN213601096U (en) | Sensor data distributed measurement system | |
| CN212302567U (en) | Key management machine | |
| CN206322173U (en) | RS422 and RS485 communication boards based on cpci bus | |
| CN107918351A (en) | A kind of automatic production line work station intelligent training checking system based on PLC |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C19 | Lapse of patent right due to non-payment of the annual fee | ||
| CF01 | Termination of patent right due to non-payment of annual fee |