CN2222377Y - Microcomputer deposit interest rate display device - Google Patents

Microcomputer deposit interest rate display device Download PDF

Info

Publication number
CN2222377Y
CN2222377Y CN94237403U CN94237403U CN2222377Y CN 2222377 Y CN2222377 Y CN 2222377Y CN 94237403 U CN94237403 U CN 94237403U CN 94237403 U CN94237403 U CN 94237403U CN 2222377 Y CN2222377 Y CN 2222377Y
Authority
CN
China
Prior art keywords
circuit
display screen
digital display
utility
model
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN94237403U
Other languages
Chinese (zh)
Inventor
杨志纯
徐雪坤
刘�文
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
FUNAITE INDUSTRY AND TRADE Co CHANGSHA
Original Assignee
FUNAITE INDUSTRY AND TRADE Co CHANGSHA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by FUNAITE INDUSTRY AND TRADE Co CHANGSHA filed Critical FUNAITE INDUSTRY AND TRADE Co CHANGSHA
Priority to CN94237403U priority Critical patent/CN2222377Y/en
Application granted granted Critical
Publication of CN2222377Y publication Critical patent/CN2222377Y/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)

Abstract

The utility model relates to a deposit interest rate display device controlled by a microcomputer, comprising a monolithic-computer control circuit, a power-down protection circuit, a self-recovery antijamming circuit, a keyboard, a digital display circuit, a time display screen, a Chinese-character display screen and a digital display screen. 4-6 lines of display screens can be used to display 8-12 kinds of bank interest rate of savings in manner of self-timing retroflexion; the date can be saved and displayed after power is off, the utility model can automatically restart when system halted happens under strong jamming. The utility model has advantages of easy operation, modifiable data, low cost price, clear display, big angle of visibility and attractive appearance, etc; in addition, the utility model simultaneously has ornamental function, so the utility model is suitable for every specialized bank.

Description

Micro computer deposit rate display device
The utility model relates to a kind of display device of microcomputerized control.
At present, bank rate is along with the variation of economic situation is frequently adjusted, and each specialized bank's savings is done and attracted the depositor more, also requires higher to working environment.Show as the requisite interest rate in savings bank, all adopted the common language board to mark interest table in the past, not only revise trouble, also seem too outmoded, often unbecoming with the business environment of savings bank.The picture and text display board that aims at the design of each specialized bank savings bank is also arranged in the market satisfying the requirement of this respect, but the price height, inconvenient operation does not more fit into the popular of saving service.
The high-performance micro computer deposit rate display screen that provides a kind of price low, easy and simple to handle is provided the purpose of this utility model, it takes into account versatility, the singularity and ornamental of saving service, as the equipment that in time, accurately transmits interest rate and temporal information in the bank savings business.
The technical solution of the utility model is: it is by host circuit, digital display circuit, keyboard, power supply, Chinese characters display screen, digital display screen and time display screen constitute, host circuit and digital display circuit, keyboard, time display screen links to each other, digital display screen links to each other with digital display circuit, Chinese characters display screen links to each other with host circuit by logical circuit, wherein host circuit is by single chip machine controlling circuit, from recovering anti-jamming circuit, power down protection circuit and clock circuit constitute, from recovering anti-jamming circuit, the power down protection circuit all links to each other with single chip machine controlling circuit with clock circuit and controlled by it, single chip machine controlling circuit is by single-chip microcomputer, address latch, memory under program, dynamic storage and decoding scheme constitute, and decoding scheme links to each other with digital display circuit; Being used to control the digital display circuit that digital display screen shows the deposit rate data is made of parallel interface and power driving circuit, power driving circuit constitutes digital seven segment encode driving stages that show and multidigit bit code driving stage, and digital display screen is by " day " font injection-moulded plastic part and super bright light emitting diode formation; Be used to show that the Chinese characters display screen of saving kind is made of the transparent film word and the super bright light emitting diode of injection-moulded plastic part; Make single chip machine controlling circuit be subjected to resetting when disturbing strongly from the recovery anti-jamming circuit and run well again, the power down protection circuit can make the necessary data that stores in the single chip machine controlling circuit not lose when outage.Chinese characters display screen and digital display screen are provided with corresponding 4 row or 5 row display units, each row display unit of Chinese characters display screen comprises two kinds of savings kind contents, controlling these two kinds of content timings by host circuit takes turns to show, and synchronously on digital display screen, showing corresponding deposit rate data, the digital display circuit of control digital display screen also is provided with 4 the road or 5 the tunnel accordingly.
Below in conjunction with drawings and Examples in detail the utility model is described in detail.
Fig. 1 is a theory structure block diagram of the present utility model;
Fig. 2 is the logic diagram of the utility model host circuit;
Fig. 3 is the logic diagram of digital display circuit;
Fig. 4 is a panel synoptic diagram of the present utility model.
Shown in Figure 1, by the shows signal logical circuit, Chinese characters display screen can be provided with a plurality of display units, as Chinese characters display screen A, B, C, D, E etc., 4-6 unit of operated by rotary motion can meet the demands, be provided with five display unit A, B, C, D, E among Fig. 1, can show 10 savings kinds, as whole stole only take, installment, whole deposit zero get, deposit originally get breath, overseas Chinese regularly, current, wholesale regularly, value preserving, deposit at notice etc.Each specialized bank can save the setting and the adjustment of kind according to service needed.Two kinds of contents in each display unit are by single chip machine controlling circuit, carry out the self-timing flip displays, as regularly being a display unit with current and wholesale, show earlier " current ", show again " wholesale is regular ", show again " current ", circulation constantly, the time interval can be provided with arbitrarily, as 4-10 seconds, simultaneously shows the phase of depositing and interest rate corresponding to demand deposit or large-denomination time deposits again at the digital display screen of correspondence position.Corresponding to Chinese characters display screen, be provided with five way sign indicating number display circuit A, B, C, D, E and five digital display screen A, B, C, D, E among Fig. 1.The shown deposit rate data of digital display screen are carried through digital display circuit by single chip machine controlling circuit, show the interest rate of the savings kind that corresponding Chinese characters display screen is shown at every turn and deposit the phase, and change the interest rate data thereupon overturning and deposit the phase.This display mode had both reached the effect that shows, made the area of entire display screen less again, and cost is low, and cost has only about 10% of similar dot matrix display screen.Time display screen can show year, month, day, week, the time, the data of grading, can be used as perpetual calendar, after once harmonizing, need not to transfer again.Keyboard can adopt 20 key special uses to touch the film keyboard, and utilize keyboard can carry out independence and revise and logging data, the realized interest rate adjustment, easy and simple to handle reliable.After complete machine is interfered, recover anti-jamming circuit certainly and can produce continuous impulse, force system reset, and can carry out continuously, make the utility model can be at long-play under the rugged surroundings.
Fig. 2 is an embodiment schematic diagram of host circuit; wherein single-chip microcomputer 8031, storer 6264 and 27256, calendar clock chip MSM5832 and power down protection circuit constitute main body circuit (1); random access memory 6264 can be stored the 8K byte data; 27256 chips can be placed the program of 32K byte; control program is curable in the EPROM chip, thereby provides condition for the range of application that expands this product.Latch 74LS373 and MSM5832 chip are formed clock circuit, external 32.678KH2 crystal oscillator, and the clock content is provided with the 8CO sign indicating number; simple to operate, time-division processing does not take CPU time; it and power down protection circuit are used, data energy long preservation, there are 12 hours/and time system changed in 24 hours.The date decision circuitry is by the P1 mouth control of single-chip microcomputer.The power down protection circuit is made up of LK339 and C04093 chip; the output high level makes 6264 chips the 26th pin level for high; guarantee the read-write of 6264 chips; when mains failure; be output as low level; being output as low level, to make 6264 chips the 26th pin be low, guaranteed that the data that store in 6264 chips are constant.Calendar clock display circuit (2) is made up of 11 74LS164 chips and " day " word modules, is superhigh brightness LED in the module.Serial port is set at mode 0 output, constitutes static display interface circuit by the 74LSL64 shift register, and each LET display constitutes anode construction altogether, and working power is 5V, and field is that low level is effective, and TK0 is a shift pulse, and RK0 is the data outputs.Keyboard circuit (3) adopts keyboard scan, latchs the signal that CPU sends by latch 7ALS273, and the 74LS244 chip scanning receives the keyboard matrix signal, realizes the man-machine conversation function.Decoding scheme (4) is made up of two-stage 74LS138, other has 74LS256 is line decoding, take storage space by instruction, 74LS138 management of software ic data memory space, the first order is managed the read-write of 6264 chips, calendar clock, 6 digital display circuit boards of second level management and keyboard read-write, other 4 decoding lines do not use temporarily as backup.From recovering anti-jamming circuit guarantee as normal operation in main body circuit (1), it is made up of the secondary monostable circuit that comprises 74LS123 and 7,4LS,132 two chips, but the first order is the repeated trigger circuit, just often, " reading " signal constantly triggers, the Shi Mite circuit is exported high level all the time, and anti-phase back is a low level, and 8031 RESET resetting pin is not worked, in case main body circuit (1) is disturbed and is crashed, can form and export the repeated priming pulse, make it recover operate as normal, under normal circumstances, it is output as low level, read signal by CPU provides, under abnormal conditions, and read signal inefficacy (high level), Shi Mite circuit output low level, anti-phase back is a high level, by the ALT signal triggering, makes this circuit produce a trigger pulse, make system reset, if it is unsuccessful once to reset, can repeat, till resetting.
Shown in Figure 3, digital display circuit is made up of parallel interface 82C55 chip, segment encode driving stage, 1FJ display module, bit code driving stage, parallel interface chip 82C55 links to each other with the CPU main frame by data bus, and chip selection signal is provided by decoding scheme, and five digital display circuit board A-F are identical.8 mouthfuls provide the segment encode drive signal, and the A mouth provides the bit code drive signal.Interface circuit (5) is made up of the 82C55 chip, the segment encode driving stage is made up of 7 drivers 2-9, each driver is made of three transistors again, wherein 2 9013 constitute common emitter amplifier, constitute emitter-base bandgap grading output for 1 8050, operating voltage is+15V, with 100k Ω resistance and the diode JR4148 output stage isolation with chip 82C55, drives a, b, c, d, e, f, g section respectively.Bit code driving stage (8) is formed by 0, and the composition of each is identical with the segment encode driver, and operating voltage is 5V.Character display group (7) in the digital display screen is 6, first is the year or the moon, the expression savings are deposited the phase, the 2-6 for showing the interest rate data, [F] character size is 36 * 64mm, each stroke is made up of two super brightness diodes, and current-limiting resistance is 24 Ω/0.25V, and display mode is a dynamic scan mode.
Keyboard is special-purpose touch keyboard, ranks are controlled by an I/O mouth respectively, one as the input scan mouth, another is as the output scanning mouth, keyboard quantity can be provided with 27, wherein six is the clock setting function key, and seven are the interest rate adjustment function key, and other key is numerical key and the public key that clock, interest rate adjustment are used.
Power supply in the utility model is a linear power supply, wherein transformer core is the C sections core more than 600, elementary input voltage is for exchanging 220 volts, secondaryly is divided into three groups, 14 volts of first group of interchange no-load voltages, load current is 1.5A, second group exchanges no-load voltage is 9V, and load current is 1A, and the 3rd group exchanges no-load voltage is 9V, load current is 0.5A, and line bag thickness is no more than 60 millimeters.First group is the working power of display board, and directly giving each display board, full load current after bridge rectifier, filtering is about 1.25A.Second group is the working power of host circuit, exchanges 9V voltage and carry out voltage stabilizing by regulator block 7805 behind bridge rectifier, and the 3AD30 large power triode expands, make its output+5V voltage is more stable, anti-power supply interference performance is strong.The 3rd group as the charging circuit working power; be the special use of power down protection circuit; rechargeable battery in this circuit is the 3.6V nickel-cadmium battery, can continuous working more than 3 years and do not change in order to make battery, and the phenomenon that this charging circuit can prevent overcharged voltage, overcharge electric current takes place.Press the rechargeable battery technical standard, charge-current limit was about 60mA, and the trickle charge time was promptly cut off charging circuit later on automatically at 12 hours.
Fig. 4 is panel embodiment figure of the present utility model, has reflected a kind of duty of the present utility model.
After energized, time display screen show current year, month, day, week, the time, grade, Chinese characters display screen shows the savings kind, digital display screen shows corresponding interest rate data and deposits the phase, and automatic flip displays in (as 8 seconds) back at regular intervals, displaying contents of conversion.Simple to operate.
When requiring the screen content full scale clearance, by " zero clearing " key, can revise interest rate data in the first row display unit from left to right successively by " 11 " key, other row also can adopt same approach to make amendment.Also can make amendment to time data.Amended data deposit in the storer preserves.
The utility model can enter the computer network of bank according to user's needs by the RS232 standard communication interface of configuration.
In sum, the utility model adopts brand-new digital program controlled technology, has character and shows Processing, digital Graphics Processing and various deposit rate be program control upset certainly aobvious and calendar and time-division at random The function of numeral demonstration, but full automatic continuous working, power consumption still can show after the power failure less than 25V Show various data, data can be preserved more than half a year, and the interest rate data can be revised at any time, met strong jamming Again self-starting work of deadlock. The utlity model has the advantages such as cost is low, easy and simple to handle, Take into account versatility, the particularity and ornamental of saving service, clear display, screen size is little, Visible angle is big, and is handsome in appearance, is in time, accurately to transmit deposit rate in the bank savings business With the best equipment of temporal information, be applicable to each specialized bank and other savings department.

Claims (2)

1, a kind of micro computer deposit rate display device, it is characterized in that it is by host circuit, digital display circuit, keyboard, power supply, Chinese characters display screen, digital display screen and time display screen constitute, host circuit and digital display circuit, keyboard, time display screen links to each other, digital display screen links to each other with digital display circuit, Chinese characters display screen links to each other with host circuit by the shows signal logical circuit, wherein host circuit is by single chip machine controlling circuit, from recovering anti-jamming circuit, power down protection circuit and clock circuit constitute, from recovering anti-jamming circuit, the power down protection circuit all links to each other with single chip machine controlling circuit with clock circuit and controlled by it, single chip machine controlling circuit is by single-chip microcomputer, address latch, memory under program, dynamic storage and decoding scheme constitute, and decoding scheme links to each other with digital display circuit; Be used to control digital display screen demonstration deposit rate data and deposit the digital display circuit of phase and constitute by parallel interface and power driving circuit, power driving circuit constitutes digital seven segment encode driving stages that show and multidigit bit code driving stage, and digital display screen is by " day " font injection-moulded plastic part and super bright light emitting diode formation; Be used to show that the Chinese characters display screen of saving kind is made of the transparent film word and the super bright light emitting diode of injection-moulded plastic part; Make single chip machine controlling circuit be subjected to resetting when disturbing strongly from the recovery anti-jamming circuit and run well again, the power down protection circuit can make the necessary data that stores in the single chip machine controlling circuit not lose when outage.
2, micro computer deposit rate display device according to claim 1, it is characterized in that Chinese characters display screen and digital display screen are provided with corresponding 4 row or 5 row display units, each row display unit of Chinese characters display screen comprises two kinds of savings kind contents, controlling these two kinds of content timings by host circuit takes turns to show, and synchronously on digital display screen, show corresponding deposit rate data and deposit the phase that the digital display circuit of control digital display screen also is provided with 4 the road or 5 the tunnel accordingly.
CN94237403U 1994-05-21 1994-05-21 Microcomputer deposit interest rate display device Expired - Fee Related CN2222377Y (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN94237403U CN2222377Y (en) 1994-05-21 1994-05-21 Microcomputer deposit interest rate display device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN94237403U CN2222377Y (en) 1994-05-21 1994-05-21 Microcomputer deposit interest rate display device

Publications (1)

Publication Number Publication Date
CN2222377Y true CN2222377Y (en) 1996-03-13

Family

ID=33845106

Family Applications (1)

Application Number Title Priority Date Filing Date
CN94237403U Expired - Fee Related CN2222377Y (en) 1994-05-21 1994-05-21 Microcomputer deposit interest rate display device

Country Status (1)

Country Link
CN (1) CN2222377Y (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105243964A (en) * 2015-11-23 2016-01-13 成都市嘉艺文化传播有限公司 Advertisement box capable of being automatically adjusted

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105243964A (en) * 2015-11-23 2016-01-13 成都市嘉艺文化传播有限公司 Advertisement box capable of being automatically adjusted

Similar Documents

Publication Publication Date Title
JPH1097365A (en) Device and method that are so programmed as to predict input
JPH0488547A (en) Compact electronic equipment
GB2090035A (en) Two-dimensional travelling display
CN201622764U (en) Multifunctional electronic permanent calendar
CN2222377Y (en) Microcomputer deposit interest rate display device
CN200996867Y (en) Display deive of electronic belt scale
CN2879334Y (en) Electronic poster machine
CN2218399Y (en) intellectual deposit rate display screen
Zeng Key Matrix Design Based on OLED Display Technology
CN2484595Y (en) Special insurance cauculator
CN206557747U (en) A kind of SCM Based touch control e blackboard
CN2664095Y (en) LCD variable information board
CN211207925U (en) GPRS full-color control circuit
CN2159589Y (en) Working hour recorder
CN2242504Y (en) Multi-function displaying screen
CN2405289Y (en) Digital tube displaying device
CN2884353Y (en) Tax payment acception apparatus
CN207976720U (en) A kind of intelligent LED electronic clock based on auspicious Sa MCU
CN2161943Y (en) Multichannel timing controller for microcomputer
CN208538457U (en) A kind of locomotive general assembly line multi information prompting device device
CN110163020B (en) Sensor data read-write device and read-write method thereof
CN102254520A (en) Method for driving digital paper based on image segmentation
CN2077149U (en) Multi-functional electronic brain calendar
CN2210426Y (en) Mini translator of wrist watch type
CN2046661U (en) Ad information display device with pattern direct input function

Legal Events

Date Code Title Description
C14 Grant of patent or utility model
GR01 Patent grant
C19 Lapse of patent right due to non-payment of the annual fee
CF01 Termination of patent right due to non-payment of annual fee