CN221261114U - Loop selection circuit module - Google Patents

Loop selection circuit module Download PDF

Info

Publication number
CN221261114U
CN221261114U CN202322948827.2U CN202322948827U CN221261114U CN 221261114 U CN221261114 U CN 221261114U CN 202322948827 U CN202322948827 U CN 202322948827U CN 221261114 U CN221261114 U CN 221261114U
Authority
CN
China
Prior art keywords
silicon gate
cmos device
gate cmos
loop selection
speed silicon
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202322948827.2U
Other languages
Chinese (zh)
Inventor
黄瑞鑫
林欣健
王晓勇
陈茜
张俊杰
彭军铭
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Dongguan Guixiang Insulation Material Co Ltd
Original Assignee
Dongguan Guixiang Insulation Material Co Ltd
Filing date
Publication date
Application filed by Dongguan Guixiang Insulation Material Co Ltd filed Critical Dongguan Guixiang Insulation Material Co Ltd
Application granted granted Critical
Publication of CN221261114U publication Critical patent/CN221261114U/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Abstract

The utility model relates to the technical field of resistance testing, in particular to a loop selection circuit module which comprises a plurality of loop selection units which are sequentially connected in series, wherein each loop selection unit comprises a high-speed silicon gate CMOS device and a plurality of test switch modules which are connected with the high-speed silicon gate CMOS device, the high-speed silicon gate CMOS device of the first loop selection unit is provided with a data input signal end DSA, the high-speed silicon gate CMOS device of each loop selection unit is provided with a shift enable signal end CP and a reset signal RST end, the data input signal end DSA is used for receiving an initial signal, the shift enable signal end CP is used for controlling an output signal of the high-speed silicon gate CMOS device, and the reset signal RST end is used for eliminating the output of the high-speed silicon gate CMOS device to close the test switch modules. The utility model has novel structure, is convenient to measure a plurality of resistors at the same time, and improves the production efficiency and the detection efficiency.

Description

Loop selection circuit module
Technical Field
The utility model relates to the technical field of resistance testing, in particular to a loop selection circuit module.
Background
The multichannel resistance test equipment is test equipment widely applied to the electronic field. In the course of product manufacturing, in order to ensure product quality, accurate measurements of the resistance of the product loop are required. There are a large number of resistance test devices on the market at present, but the following problems exist: the traditional manual testing instrument has low testing efficiency and can not meet the requirements of modern production; most of traditional test instruments are single-path or double-path resistance tests, and cannot test a plurality of resistance values at the same time, so that the test time is long and the efficiency is low.
Disclosure of Invention
The utility model provides a loop selection circuit module aiming at the problems of the prior art, which has novel structure and ingenious design, can complete the detection of all loop selection units at one time, is convenient for measuring a plurality of resistors at the same time, and improves the production efficiency and the detection efficiency.
In order to solve the technical problems, the utility model adopts the following technical scheme:
The utility model provides a loop selection circuit module, which comprises a plurality of loop selection units connected in series in sequence, wherein each loop selection unit comprises a high-speed silicon gate CMOS device and a plurality of test switch modules connected with the high-speed silicon gate CMOS device, the high-speed silicon gate CMOS device of the first loop selection unit is provided with a data input signal end DSA, the high-speed silicon gate CMOS device of each loop selection unit is provided with a shift enable signal end CP and a reset signal RST end, the data input signal end DSA is used for receiving an initial signal, the shift enable signal end CP is used for controlling an output signal of the high-speed silicon gate CMOS device, and the reset signal RST end is used for eliminating the output of the high-speed silicon gate CMOS device to close the test switch modules.
The model of the high-speed silicon gate CMOS device is 74HC164.
The high-speed silicon gate CMOS devices of each loop selection unit are respectively connected with a voltage stabilizing capacitor, and the high-speed silicon gate CMOS devices of each loop selection unit are grounded through the voltage stabilizing capacitors.
The test switch module comprises an MOS switch tube, wherein a grid electrode of the MOS switch tube is connected with the high-speed silicon gate CMOS device, a source electrode of the MOS switch tube is grounded, and a drain electrode of the MOS switch tube is connected with an external device to be tested.
The test switch module further comprises a filter capacitor, wherein two ends of the filter capacitor are respectively connected with the source electrode of the MOS switch tube and the drain electrode of the MOS switch tube.
The utility model has the beneficial effects that:
The utility model has novel structure and ingenious design, can complete the detection of all loop selection units at one time, is convenient for simultaneously measuring a plurality of resistors, and improves the production efficiency and the detection efficiency.
Drawings
Fig. 1 is a circuit diagram of a loop selection circuit module according to the present utility model.
Fig. 2 is a circuit diagram of a first loop selection unit and a second loop selection unit of the present utility model.
Detailed Description
The utility model will be further described with reference to examples and drawings, to which reference is made, but which are not intended to limit the scope of the utility model. The present utility model will be described in detail below with reference to the accompanying drawings.
Example 1
The circuit selection circuit module comprises a plurality of circuit selection units which are sequentially connected in series, each circuit selection unit comprises a high-speed silicon gate CMOS device and a plurality of test switch modules which are connected with the high-speed silicon gate CMOS device, wherein the high-speed silicon gate CMOS device of the first circuit selection unit is provided with a data input signal end DSA, the high-speed silicon gate CMOS device of each circuit selection unit is provided with a shift enable signal end CP and a reset signal RST end, the data input signal end DSA is used for receiving an initial signal, the shift enable signal end CP is used for controlling an output signal of the high-speed silicon gate CMOS device, and the reset signal RST end is used for eliminating the output of the high-speed silicon gate CMOS device to close the test switch modules. Specifically, when the utility model works, the external MCU controls the high-speed silicon gate CMOS device of the utility model, and the external MCU is provided with input signals: the external MCU is provided with an input command input signal which is an initial signal, a data input signal end DSA is arranged on the high-speed silicon gate CMOS device which is input to the first loop selection unit, the data input signals of the high-speed silicon gate CMOS devices of the other loop selection units are all provided by the output signals of the data of the high-speed silicon gate CMOS devices of the previous loop selection unit, the external MCU controls the output signals of the high-speed silicon gate CMOS devices through the shift enable signal which is input to the shift enable signal end CP of the high-speed silicon gate CMOS device, and the shift enable signal end CP is triggered from rising edges; the external MCU is used for clearing the output of all the high-speed silicon gate CMOS devices by inputting a reset signal to the reset signal RST end of the high-speed silicon gate CMOS devices and setting the reset signal RST end to be low level, namely turning off all the test switch modules; when the test switch module works and the high-speed silicon gate CMOS device outputs high level, the test switch module is conducted to connect the loop selection unit, the structure is novel, the design is ingenious, the detection of all the loop selection units can be completed at one time, the measurement of a plurality of resistor loops is convenient, and the production efficiency and the detection efficiency are improved.
In the embodiment of the application, the high-speed silicon gate CMOS device of each loop selection unit is respectively connected with a voltage stabilizing capacitor, and the high-speed silicon gate CMOS device of each loop selection unit is grounded through the voltage stabilizing capacitor. The high-speed silicon gate CMOS devices of the 8 loop selection units respectively comprise a chip U1, a chip U2, a chip U3, a chip U4, a chip U5, a chip U6, a chip U7 and a chip U8, wherein the chip U1, the chip U2, the chip U3, the chip U4, the chip U5, the chip U6, the chip U7 and the chip U8 are respectively connected with the ground through a voltage stabilizing capacitor C64, a voltage stabilizing capacitor C65, a voltage stabilizing capacitor C66, a voltage stabilizing capacitor C67, a voltage stabilizing capacitor C76, a voltage stabilizing capacitor C77, a voltage stabilizing capacitor C78 and a voltage stabilizing capacitor C79. Specifically, under the action of the voltage stabilizing capacitor, the high-speed silicon gate CMOS device can be stabilized; the models of the chip U1, the chip U2, the chip U3, the chip U4, the chip U5, the chip U6, the chip U7 and the chip U8 are 74HC164; when the signal of the shift enable signal terminal CP is shifted from low level to high level, all outputs of the chips U1, U2, U3, U4, U5, U6, U7 and U8 are shifted one bit backward; the test switch module comprises an MOS switch tube, wherein a grid electrode of the MOS switch tube is connected with the high-speed silicon gate CMOS device, a source electrode of the MOS switch tube is grounded, and a drain electrode of the MOS switch tube is connected with an external device to be tested. The test switch module further comprises a filter capacitor, wherein two ends of the filter capacitor are respectively connected with the source electrode of the MOS switch tube and the drain electrode of the MOS switch tube. Specifically, under the action of the filter capacitor, interference signals can be removed, and the test result is stable.
Example two
The second embodiment of the present application differs from the first embodiment in that: the MOS switch tube may be replaced with a relay.
The present utility model is not limited to the preferred embodiments, but is intended to be limited to the following description, and any modifications, equivalent changes and variations in light of the above-described embodiments will be apparent to those skilled in the art without departing from the scope of the present utility model.

Claims (5)

1. A loop selection circuit module characterized by: the high-speed silicon gate CMOS device of each loop selection unit is provided with a shift enable signal end CP and a reset signal RST end, wherein the data input signal end DSA is used for receiving an initial signal, the shift enable signal end CP is used for controlling an output signal of the high-speed silicon gate CMOS device, and the reset signal RST end is used for eliminating output of the high-speed silicon gate CMOS device to close the test switch module.
2. A loop selection circuit module according to claim 1, characterized in that: the model of the high speed silicon gate CMOS device is 74HC164.
3. A loop selection circuit module according to claim 1, characterized in that: the high-speed silicon gate CMOS device of each loop selection unit is respectively connected with a voltage stabilizing capacitor, and the high-speed silicon gate CMOS device of each loop selection unit is grounded through the voltage stabilizing capacitor.
4. A loop selection circuit module according to claim 3, characterized in that: the test switch module comprises an MOS switch tube, wherein a grid electrode of the MOS switch tube is connected with the high-speed silicon gate CMOS device, a source electrode of the MOS switch tube is grounded, and a drain electrode of the MOS switch tube is connected with an external device to be tested.
5. The loop selection circuit module of claim 4, wherein: the test switch module further comprises a filter capacitor, wherein two ends of the filter capacitor are respectively connected with the source electrode of the MOS switch tube and the drain electrode of the MOS switch tube.
CN202322948827.2U 2023-10-31 Loop selection circuit module Active CN221261114U (en)

Publications (1)

Publication Number Publication Date
CN221261114U true CN221261114U (en) 2024-07-02

Family

ID=

Similar Documents

Publication Publication Date Title
CN102841260B (en) DC microresistivity measuring system
CN104991210B (en) The evaluation method and caliberating device of a kind of local discharge detection device
CN101839931A (en) Alternating current signal measurement device, system and method
CN113721071A (en) System and method for measuring non-intrusive voltage to ground
CN203881868U (en) An automatic testing device for the linearity of linear optocouplers
CN221261114U (en) Loop selection circuit module
CN116338558B (en) DC voltage broadband digital quantity standard device and use method thereof
CN113063505A (en) Laser repetition frequency measuring system and measuring method
CN112526433A (en) Lightning protection element tester calibration method based on timing voltage measurement method
CN116859124A (en) Measuring device and method
CN101303384B (en) Test device and test method of rapid response electronic device response speed
CN211123153U (en) Simple triode amplifying circuit parameter and fault testing device
CN209356582U (en) A kind of resistance capacitance accurate measurement circuit
CN204214987U (en) Intelligent bottom shielding of bushing leakage current detects debugging apparatus
CN108037358B (en) Single-chip microcomputer frequency testing system and method
CN110412485A (en) A kind of output current detection circuit
CN105652184A (en) Hardware testing equipment of battery management system
CN205941869U (en) Measurement device for coil sensor resonance parameter
CN204902951U (en) Digital capacitanc level meter based on TDC chip technology
CN105181080B (en) A kind of digitlization capacitive level probe based on TDC chip technology
CN108681275B (en) Output voltage parametric compensation method and device for voltage linear isolation conditioning circuit
CN201497594U (en) High-precision platinum resistance temperature measuring device
CN111521925B (en) System level test system and method for 4M 1553 bus transceiver
CN113589148B (en) A multichannel power strip for chip test field
CN211741411U (en) Test system for same-frequency periodic signal phase difference

Legal Events

Date Code Title Description
GR01 Patent grant