CN220857925U - PD power supply power superposition device - Google Patents

PD power supply power superposition device Download PDF

Info

Publication number
CN220857925U
CN220857925U CN202322631356.2U CN202322631356U CN220857925U CN 220857925 U CN220857925 U CN 220857925U CN 202322631356 U CN202322631356 U CN 202322631356U CN 220857925 U CN220857925 U CN 220857925U
Authority
CN
China
Prior art keywords
module
input
diode
capacitor
power
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202322631356.2U
Other languages
Chinese (zh)
Inventor
任迪
汪志泉
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Anhui University of Technology AHUT
Original Assignee
Anhui University of Technology AHUT
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Anhui University of Technology AHUT filed Critical Anhui University of Technology AHUT
Priority to CN202322631356.2U priority Critical patent/CN220857925U/en
Application granted granted Critical
Publication of CN220857925U publication Critical patent/CN220857925U/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Landscapes

  • Dc-Dc Converters (AREA)

Abstract

The utility model discloses a PD power supply power superposition device, which belongs to the technical field of power supply distribution and comprises a multipath one-way direct current converter and a control sampling module, wherein the multipath one-way direct current converter is connected with a power supply through a plurality of input modules; the control sampling module is electrically connected with the multipath one-way DC converter and controls the multipath one-way DC converter to be switched on and off; the input module is connected with the decoy module, and the decoy module decoy input module outputs the highest voltage which can be output by the decoy module; the multi-channel DC-DC converter is used for integrating the currents input by the plurality of input modules and outputting the currents. The utility model can decoy the input module to output the highest voltage which can be output, and superpose and output multiple paths of power supply currents, so that a plurality of power supplies with medium and small power and low voltage can drive the power receiving equipment which needs high power and high voltage.

Description

PD power supply power superposition device
Technical Field
The utility model relates to the technical field of power distribution, in particular to a PD power supply power superposition device.
Background
Along with the improvement of living standard and the updating iteration of electronic equipment such as mobile phones and computers, the requirements of consumers on the charging rate of the electronic equipment are higher and higher, so that the power of the charger on the market is higher and higher, and the requirements of consumers on the charging rate are met.
In the prior art, in order to increase the charging rate of an electronic device, for example, chinese patent document with bulletin number CN212012458U discloses a power supply device for superimposing output power, which includes an input interface, a mains supply module connected to the input interface, a battery supply module, and an output interface group connected to the mains supply module and the battery supply module respectively; also included within the power supply apparatus is: the dual-phase Buck chip comprises a first input end connected with the mains supply module, a second input end connected with the battery supply module and a Buck chip output end connected with the output interface group; the dual-phase Buck chip receives the first output power of the mains supply module and the second output power of the battery supply module from the first input end and the second input end respectively, and transmits the first output power and the second output power to the output interface group after superposition so as to provide electric energy for a load connected with the output interface group.
Although the power supply equipment can improve the charging rate, the power supply equipment improves the power supply and charging speed of a load on the basis of the original quick charging, and cannot enable the output power of the old small-power charger to support the electronic equipment charged by the new large power to be charged under the best working condition, so that the experience of consumers is reduced, and meanwhile, the consumers can select to not use the old charger any more, so that the resource waste is caused.
Disclosure of utility model
1. Technical problem to be solved by the utility model
Aiming at the problem that the output power of the old small-power charger cannot support the mobile phone charged by the new large power to be charged under the best working condition in the prior art, the utility model provides the PD power supply power superposition device which can superpose and output multiple paths of power supply currents, so that a plurality of small-power and low-voltage power supplies can drive power receiving equipment with high power and high voltage.
2. Technical proposal
In order to achieve the above purpose, the utility model provides a PD power supply power superposition device, which includes a multi-path to one-path dc converter and a control sampling module, wherein the multi-path to one-path dc converter is connected with a power supply through a plurality of input modules; the control sampling module is electrically connected with the multipath one-way DC converter and controls the on-off of the multipath one-way DC converter; one input module is connected with the LDO module in a branch way, and the LDO module is connected with the control sampling module; the input module is connected with the decoy module, and the decoy module decoy input module outputs the highest voltage which can be output by the decoy module; the multi-channel direct current converter is electrically connected with the multi-channel direct current converter, and the multi-channel direct current converter fuses the currents input by the input modules and outputs the fused currents to the output module.
Furthermore, the multi-path to one-path direct current converter comprises a PMOS driving circuit, a PMOS, a diode and an energy storage capacitor, wherein the PMOS and the diode are connected in series to control the on-off of the PMOS driving circuit.
Further, one path of the PMOS driving circuit comprises a triode Q1 and a triode Q2, wherein the base electrode of the triode Q1 is at least divided into two paths, one path is connected with a resistor R1, and the other path is connected with the resistor R2; the collector of the triode Q1 is connected with the input ends of the resistors R1 and VBUS1, the capacitor C6 and the anode of the capacitor C7, and the emitter of the triode Q1 is connected with the anode of the diode D1 and the G of the MOS tube Q3; the collector of the triode Q2 is respectively connected with the negative electrode of the resistor R2 and the diode D1, and the emitter of the triode Q2 is respectively connected with the negative electrode of the other triode Q5 and the negative electrodes of the capacitors C6, C7, C8 and C9; the base of transistor Q2 is connected in series with resistor R3 and ultimately to the PWM0 input.
Further, one path of collector electrode of the triode Q2 is connected with the resistor R2, the other path of collector electrode is connected with the cathode of the diode D1, the anode of the diode D1 is connected with the G electrode of the MOS tube Q3, the S electrode of the MOS tube Q3 is connected with the input end of the VBUS1, the D stage of the MOS tube Q3 is connected with the input end of the diode U1, and the output end of the diode U1 is connected with the input end of the voltage reduction circuit.
Further, the energy storage capacitor comprises a capacitor C6 and a capacitor C7, the anodes of the capacitor C6 and the capacitor C7 are connected in parallel and connected with the input end of the VBUS1, and the cathodes of the capacitor C6 and the capacitor C7 are respectively grounded.
Further, the control sampling module comprises a singlechip minimum system and a sampling circuit, the sampling circuit collects the voltage of a power supply connected with the input module, and the singlechip minimum system outputs PWM signals with the same duty ratio as the voltage in proportion to the magnitude to control the on and off of the MOS tube Q3 and the diode D1.
Further, the decoy module comprises a USB interface unit and a decoy chip, and the USB interface unit is connected with the decoy chip through a circuit.
Further, the system also comprises a voltage reduction module, wherein the voltage reduction module is electrically connected with the multipath one-way direct current converter, and the control sampling module controls the voltage reduction module to reduce the current output by the multipath one-way direct current converter.
Further, the step-down module includes an inductor L1, a diode U3, and a capacitor C1, where an output end of the diode U3 and an anode of the capacitor C1 are respectively connected to two ends of the inductor L1, and an input end of the diode U3 and a cathode of the capacitor C1 are connected to ground.
Further, the output module is in communication connection with the step-down module, and the output module is electrically connected with the power receiving equipment.
3. Advantageous effects
Compared with the prior art, the technical scheme provided by the utility model has the following beneficial effects:
(1) According to the PD power supply power superposition device, the decoy module can decoy the input module to output the highest voltage which can be output by the decoy module, so that the function release of a plurality of input modules with medium and small power is facilitated; the multipath-to-one direct current converter can integrate the currents input by the input modules to output by the output modules, and output the multipath power supply currents in a superposition way, so that a plurality of small and medium-power and low-voltage power supplies can be charged under the best working conditions, and the power receiving equipment with high power and high voltage can be driven. Therefore, the idle low-power supply can be used in a mixed mode, the utilization rate of the idle power supply is improved, and the resource waste caused by repeated power supply production is reduced.
(2) According to the PD power supply power superposition device, the PMOS is connected with the diode in series to control the on-off of the PMOS drive circuit, so that current backflow can be prevented. The MOS tube Q3 can control the current direction, the diode U1 has the characteristic of unidirectional conduction, the MOS tube Q3 is matched with the diode U1 to realize the function of current backflow prevention, and the circuit is protected. The capacitor C6 and the capacitor C7 function as energy storage for the release of electrical energy if necessary.
(3) According to the PD power supply power superposition device, the USB interface unit is connected with the decoy chip through the circuit, the USB interface is a standard and uniform interface, good expansibility is achieved, and current is conveniently input into the decoy module. The voltage reduction circuit can filter and reduce the current output by the multipath one-way direct current converter so as to obtain stable direct current, and can adjust the output voltage according to the requirement.
Drawings
In the drawings, the dimensions and proportions are not representative of the dimensions and proportions of an actual product. The figures are merely illustrative and certain unnecessary elements or features have been omitted for clarity.
FIG. 1 is a diagram of a power superimposing apparatus according to an embodiment of the present utility model;
FIG. 2 is a circuit diagram of a multi-path DC converter according to an embodiment of the present utility model;
FIG. 3 is a block diagram of a PD spoofing circuit of an embodiment of the utility model;
FIG. 4 is a block diagram of a single chip microcomputer control and sampling circuit according to an embodiment of the present utility model;
fig. 5 is a structural diagram of a step-down circuit according to an embodiment of the present utility model.
Detailed Description
For a further understanding of the present utility model, the present utility model will be described in detail with reference to the drawings and examples. What has been described herein is merely a preferred embodiment according to the present utility model, and other ways of implementing the utility model will occur to those skilled in the art on the basis of the preferred embodiment, and are within the scope of the utility model.
In the description of the present utility model, it should be noted that the terms "first," "second," and "second" are used for descriptive purposes only and are not to be construed as indicating or implying relative importance.
Examples
The embodiment provides a PD power superimposing apparatus, as shown in fig. 1-5, including two input modules, specifically, a first input module and a second input module, where the two input modules are electrically connected to two power sources respectively. Each input module is electrically connected with the decoy module, and the decoy module decoy input module outputs the highest voltage which can be output by the decoy module, so that the function release of a plurality of input modules with medium and small power is facilitated. The multi-channel one-channel direct current conversion device also comprises a multi-channel one-channel direct current converter and a control sampling module, wherein the multi-channel one-channel direct current converter is electrically connected with the two input modules. The control sampling module is electrically connected with the multipath one-way DC converter, and can also output signals to control the on-off of the multipath one-way DC converter. One input module is connected with the LDO module in a branch way, and the LDO module is connected with the control sampling module. The output module is electrically connected with the multipath one-way direct current converter, and the multipath one-way direct current converter fuses the currents input by the two input modules and outputs the fused currents to the output module. The multipath direct current converter outputs the multipath power supply current in a superposition way, so that a plurality of power supplies with medium and small power and low voltage can be charged under the best working condition, and the power receiving equipment with high power and high voltage can be driven. Therefore, the idle low-power supply can be used in a mixed mode, the utilization rate of the idle power supply is improved, and the resource waste caused by repeated power supply production is reduced.
It should be noted that, in this embodiment, two input modules and one output module are adopted, and the number of the input modules may be more than two. The input module and the output module are both USB-C connectors, so that the USB-C connector is convenient to plug and easy to use.
In this embodiment, as shown in fig. 2, the multi-path dc converter includes a PMOS driving circuit, a PMOS, a diode and an energy storage capacitor, where the PMOS and the diode are connected in series to control on-off of the PMOS driving circuit, so as to prevent current from flowing backward. Specifically, one path of PMOS driving circuit comprises a triode Q1 and a triode Q2, the base electrode of the triode Q1 is divided into two paths, one path is connected with a resistor R1, the other path is connected with the resistor R2, and the collector electrode of the triode Q1 is connected with the input ends of the resistors R1 and VBUS1, a capacitor C6 and the anode of a capacitor C7; the emitter of the triode Q1 is divided into two paths, one path is connected with the anode of the diode D1, and the other path is connected with the G of the MOS tube Q3. The collector of the triode Q2 is connected with the negative electrode of the resistor R2 and the diode D1, and the emitter of the triode Q2 is respectively connected with the emitter of the other triode Q5 and the negative electrodes of the capacitors C6, C7, C8 and C9; the base of transistor Q2 is connected in series with resistor R3 and ultimately to the PWM0 input. One path of collector electrode of the triode Q2 is connected with the resistor R2, the other path of collector electrode is connected with the cathode of the diode D1, the anode of the diode D1 is connected with the G electrode of the MOS tube Q3, the S electrode of the MOS tube Q3 is connected with the input end of the VBUS1, the D stage of the MOS tube Q3 is connected with the input end of the diode U1, and the output end of the diode U1 is connected with the input end of the voltage reduction circuit. The MOS tube Q3 can control the current direction, the diode U1 has the characteristic of unidirectional conduction, the MOS tube Q3 is matched with the diode U1 to realize the function of current backflow prevention, and the circuit is protected. The capacitor C6 and the capacitor C7 function as energy storage for the release of electrical energy if necessary. The energy storage capacitor comprises a capacitor C6 and a capacitor C7, wherein the positive electrodes of the capacitor C6 and the capacitor C7 are connected in parallel and are connected with the input end of the VBUS1, the resistor R1 and the collector electrode of the triode Q1, and the negative electrodes of the capacitor C6 and the capacitor C7 are respectively grounded. Similarly, the other path of PMOS drive circuit comprises a triode Q6 and a triode Q5, wherein the base electrode of the triode Q6 is divided into two paths, one path is connected with a resistor R12, and the other path is connected with a resistor R9; the collector of the triode Q6 is connected with the input ends of the resistor R12 and the VBUS2, the capacitor C9 and the anode of the capacitor C8; the emitter of the triode Q6 is divided into two paths, one path is connected with the anode of the diode D2, and the other path is connected with the G pole of the MOS tube Q4. The collector of the triode Q5 is divided into two paths, one path is connected with the resistor R9, and the other path is connected with the cathode of the diode D2; the emitter of the triode Q5 is respectively connected with the emitter of the triode Q2 and the cathodes of the capacitors C6, C7, C8 and C9; the base of transistor Q5 is connected in series with resistor R6 and ultimately to the input of PWM 1.
In this embodiment, as shown in fig. 1, 3, 4 and 5, the control sampling module includes a minimum system of a single-chip microcomputer and a sampling circuit, the sampling circuit collects the voltage of the power supply connected with the input module, and the minimum system of the single-chip microcomputer outputs a PWM signal with the same duty ratio as the voltage, and controls the on and off of the MOS transistor Q3 and the diode D1. The input module is communicatively connected with the PD spoofing circuit, which spoofs the highest voltage that the input module outputs. The multi-path to one-path direct current converter is electrically connected with the voltage reduction module, the voltage reduction module is mainly a voltage reduction circuit, and the control sampling module controls the voltage reduction circuit to filter and reduce the current output by the multi-path to one-path direct current converter so as to obtain stable direct current, and meanwhile, the output voltage can be adjusted according to requirements.
It should be noted that, in this embodiment, as shown in fig. 3, the spoofing module is mainly a PD spoofing circuit, including a USB interface unit and a spoofing chip, where the USB interface unit is connected with the spoofing chip through a circuit. Specifically, taking one PD spoofing circuit as an example, the USB interface unit includes a plurality of ports, the spoofing chip includes a plurality of ports, and the ports corresponding to the ports are connected through a circuit. The CC1 and CC2 ports of the USB interface unit are connected with the CC1 and CC2 ports of the decoy chip; the DP1 and DP2 ports of the USB interface unit are connected with the DP port of the decoy chip; DN1, DN2 ports of the USB interface unit are connected with DM ports of the decoy chip; the VBUS port of the USB interface unit is connected with the VBUS port of the decoy chip.
As shown in fig. 4, in this embodiment, the control sampling module is mainly a single-chip microcomputer control and sampling circuit, and includes a single-chip microcomputer and three resistor voltage division sampling circuits. The three resistor voltage division sampling circuits are respectively connected with the ports of the PA0, the PA1 and the PA2 of the singlechip. The LDO module mainly comprises two LDO circuits U7 and U8, wherein the LDO circuit U7 is responsible for reducing the voltage, and the input voltage output by the first input module is reduced to 3.3V. One branch of the LDO circuit U7 is connected with the VBUS1 port, and the other branch is connected with the 3.3V port of the singlechip. One branch of the LDO circuit U8 is connected with a VBUS2 port, and the other branch is connected with a VBAT port of the singlechip.
As shown in fig. 5, in this embodiment, the voltage step-down module is mainly a voltage step-down circuit, and the voltage step-down circuit includes an inductor L1, a diode U3, and a capacitor C1, wherein an output end of the diode U3 and an anode of the capacitor C1 are respectively connected to two ends of the inductor L1, and an input end of the diode U3 and a cathode of the capacitor C1 are connected to ground. The voltage reducing circuit carries out filtering operation on the currents output by the multipath one-way direct current converter, and reduces the currents output by the multipath one-way direct current converter.
The working process comprises the following steps: the power plug is inserted into the first input module and the second input module, and the powered device is inserted into the output module, after which the circuit begins to operate. First, the PD decoy circuit communicates with the first input module and the second input module, and the decoy power supply enables the first input module and the second input module to output voltages at the highest gear positions. The single chip microcomputer control and sampling circuit performs voltage reduction processing on the voltage output by the first input module by using a voltage reduction chip U7, then is used as a power supply of a single chip microcomputer minimum system, meanwhile, voltage data of the first input module and the second input module are collected and transmitted to the single chip microcomputer minimum system, then the single chip microcomputer minimum system processes two paths of PWM signals with complementary duty ratios according to the voltage in equal proportion to control a driving circuit in a multiplexing direct current converter, the driving circuit controls the grid electrode of an MOS tube to give high level or low level to control the conduction and blocking of Q3 and Q4, and controls the flowing direction of current by U1 and U2 to enable the current to flow unidirectionally, and finally the first input module and the second input module provide power to an accessory circuit according to the voltage. And then the voltage reducing circuit carries out filtering operation on the currents output by the multipath one-way direct current converter, and reduces the voltages of the currents output by the multipath one-way direct current converter.
The utility model and its embodiments have been described above by way of illustration and not limitation, and the utility model is illustrated in the accompanying drawings and described in the drawings in which the actual structure is not limited thereto. Therefore, if one of ordinary skill in the art is informed by this disclosure, the structural mode and the embodiments similar to the technical scheme are not creatively designed without departing from the gist of the present utility model.

Claims (10)

1. The PD power supply power superposition device is characterized by comprising a multipath one-way direct current converter and a control sampling module, wherein the multipath one-way direct current converter is connected with a power supply through a plurality of input modules; the control sampling module is electrically connected with the multipath one-way DC converter and controls the on-off of the multipath one-way DC converter; one input module is connected with the LDO module in a branch way, and the LDO module is connected with the control sampling module; the input module is connected with the decoy module, and the decoy module decoy input module outputs the highest voltage which can be output by the decoy module; the multi-channel direct current converter is electrically connected with the multi-channel direct current converter, and the multi-channel direct current converter fuses the currents input by the input modules and outputs the fused currents to the output module.
2. The PD power superimposing apparatus as in claim 1, wherein the multi-channel dc converter comprises a PMOS driver circuit, a PMOS, a diode, and a storage capacitor, the PMOS and the diode being connected in series to control on/off of the PMOS driver circuit.
3. The PD source power superimposing apparatus according to claim 2, wherein one of the PMOS driving circuits includes a transistor Q1 and a transistor Q2, the base of the transistor Q1 is divided into at least two paths, one path is connected to the resistor R1, and the other path is connected to the resistor R2; the collector of the triode Q1 is connected with the input ends of the resistors R1 and VBUS1, the capacitor C6 and the anode of the capacitor C7, and the emitter of the triode Q1 is connected with the anode of the diode D1 and the G of the MOS tube Q3; the collector of the triode Q2 is respectively connected with the negative electrode of the resistor R2 and the negative electrode of the diode D1, and the emitter of the triode Q2 is respectively connected with the negative electrode of the other triode Q5 and the negative electrodes of the capacitors C6, C7, C8 and C9; the base of transistor Q2 is connected in series with resistor R3 and ultimately to the PWM0 input.
4. The PD power superimposing apparatus according to claim 3, wherein one of the collectors of the triode Q2 is connected to the resistor R2, the other is connected to the cathode of the diode D1, the anode of the diode D1 is connected to the G pole of the MOS transistor Q3, the S pole of the MOS transistor Q3 is connected to the VBUS1 input terminal, the D stage of the MOS transistor Q3 is connected to the input terminal of the diode U1, and the output terminal of the diode U1 is connected to the input terminal of the step-down circuit.
5. The PD mains power superimposing apparatus according to claim 2, wherein one of the energy storage capacitors includes a capacitor C6 and a capacitor C7, anodes of the capacitor C6 and the capacitor C7 are connected in parallel and connected to the VBUS1 input, and cathodes of the capacitor C6 and the capacitor C7 are grounded respectively.
6. The PD power superimposing apparatus according to claim 4, wherein the control sampling module includes a single-chip microcomputer minimum system and a sampling circuit, the sampling circuit collects a voltage of a power supply connected to the input module, and the single-chip microcomputer minimum system outputs a PWM signal with the same duty ratio as a voltage size ratio to control on and off of the MOS transistor Q3 and the diode D1.
7. The PD mains power superimposing apparatus according to claim 1, wherein the decoy module includes a USB interface unit and a decoy chip, the USB interface unit and the decoy chip being electrically connected.
8. The PD power superimposing apparatus as set forth in claim 1, further comprising a step-down module electrically connected to the one-way-to-one dc converter, wherein the control sampling module controls the step-down module to step down the current output from the one-way-to-one dc converter.
9. The PD source power superimposing apparatus according to claim 8, wherein the step-down module includes an inductor L1, a diode U3, and a capacitor C1, the output terminal of the diode U3 and the positive electrode of the capacitor C1 are respectively connected to two ends of the inductor L1, and the input terminal of the diode U3 and the negative electrode of the capacitor C1 are connected to ground.
10. The PD source power overlay apparatus of claim 8, wherein the output module is communicatively coupled to the buck module, and the output module is electrically coupled to the powered device.
CN202322631356.2U 2023-09-26 2023-09-26 PD power supply power superposition device Active CN220857925U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202322631356.2U CN220857925U (en) 2023-09-26 2023-09-26 PD power supply power superposition device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202322631356.2U CN220857925U (en) 2023-09-26 2023-09-26 PD power supply power superposition device

Publications (1)

Publication Number Publication Date
CN220857925U true CN220857925U (en) 2024-04-26

Family

ID=90782698

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202322631356.2U Active CN220857925U (en) 2023-09-26 2023-09-26 PD power supply power superposition device

Country Status (1)

Country Link
CN (1) CN220857925U (en)

Similar Documents

Publication Publication Date Title
CN202651863U (en) Charger and charging system
CN201846423U (en) LED backlight television and power source used for same
CN103813595A (en) Efficient power source capable of supplying electricity in constant voltage and constant current alternation mode
CN104767252A (en) Tablet computer
CN108134429A (en) A kind of master passively mixes decompression equalizing circuit
CN103313003A (en) Standby control circuit and television set
CN108377595B (en) Multifunctional integrated low-cost backlight circuit and display device
CN220857925U (en) PD power supply power superposition device
CN115549227A (en) Control circuit, circuit board assembly and battery parallel system
CN209419304U (en) Power supply unit and system
CN202737505U (en) Boost charging circuit of storage battery
CN217116054U (en) Multifunctional key circuit
CN207835853U (en) A kind of flash lamp module and terminal
CN221263631U (en) Constant voltage constant power output circuit and PCB
CN107148119B (en) A kind of flash lamp module and terminal
CN206042422U (en) Decide BUCK of constant current frequently circuit
CN218920042U (en) Battery management system
CN219535887U (en) Numerical control adjustable switching power supply
CN215453344U (en) Multi-loop LED drive controlled by direct-current power line carrier
CN218335331U (en) Power supply module and electronic equipment
CN220209993U (en) Battery management module based on separation components and parts
CN220210249U (en) Non-isolated DC-DC converter
CN210490734U (en) DC-DC boost conversion circuit
CN113809918A (en) Bidirectional DC-DC converter
CN218976591U (en) Solar power generation device

Legal Events

Date Code Title Description
GR01 Patent grant
GR01 Patent grant