CN220064425U - Photonic integrated circuit chip and silicon optical integrated platform - Google Patents
Photonic integrated circuit chip and silicon optical integrated platform Download PDFInfo
- Publication number
- CN220064425U CN220064425U CN202321537230.2U CN202321537230U CN220064425U CN 220064425 U CN220064425 U CN 220064425U CN 202321537230 U CN202321537230 U CN 202321537230U CN 220064425 U CN220064425 U CN 220064425U
- Authority
- CN
- China
- Prior art keywords
- waveguide
- integrated circuit
- circuit chip
- photonic integrated
- waveguides
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 230000003287 optical effect Effects 0.000 title claims abstract description 90
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 title claims abstract description 22
- 229910052710 silicon Inorganic materials 0.000 title claims abstract description 22
- 239000010703 silicon Substances 0.000 title claims abstract description 22
- 239000013307 optical fiber Substances 0.000 claims abstract description 43
- 230000008878 coupling Effects 0.000 claims abstract description 26
- 238000010168 coupling process Methods 0.000 claims abstract description 26
- 238000005859 coupling reaction Methods 0.000 claims abstract description 26
- 239000000758 substrate Substances 0.000 claims description 24
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 10
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 10
- 238000005253 cladding Methods 0.000 claims description 4
- 239000011248 coating agent Substances 0.000 claims description 2
- 238000000576 coating method Methods 0.000 claims description 2
- 239000004065 semiconductor Substances 0.000 claims 2
- 239000010410 layer Substances 0.000 abstract description 59
- 238000006243 chemical reaction Methods 0.000 abstract description 21
- 238000000034 method Methods 0.000 abstract description 10
- 239000002356 single layer Substances 0.000 abstract description 9
- 230000008569 process Effects 0.000 abstract description 8
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 3
- 238000004519 manufacturing process Methods 0.000 description 3
- 239000000463 material Substances 0.000 description 3
- 238000004891 communication Methods 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 239000002210 silicon-based material Substances 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 229910052681 coesite Inorganic materials 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 229910052906 cristobalite Inorganic materials 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 239000000835 fiber Substances 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 230000003993 interaction Effects 0.000 description 1
- 230000001788 irregular Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000004806 packaging method and process Methods 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 230000035945 sensitivity Effects 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 229910052682 stishovite Inorganic materials 0.000 description 1
- 238000012360 testing method Methods 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
- 229910052905 tridymite Inorganic materials 0.000 description 1
Abstract
The utility model provides a photonic integrated circuit chip and a silicon optical integrated platform, which aim to reduce the optical loss in the mode spot conversion process of a conventional side coupler with a single-layer waveguide by arranging a plurality of layers of waveguides in an optical waveguide layer of the photonic integrated circuit chip, and limit an optical field at the section position close to the outer end surface of the photonic integrated circuit chip by the plurality of layers of waveguides so as to adjust the mode spot size of the optical field close to the edge of the photonic integrated circuit chip, so that the optical field can be matched with the mode field diameter of an external optical fiber, and the optical coupling efficiency of the photonic integrated circuit chip and the external optical fiber is improved.
Description
Technical Field
The present utility model relates to the field of optical communications technologies, and in particular, to a photonic integrated circuit chip and a silicon optical integrated platform.
Background
In recent years, photonic integrated circuit chips can effectively reduce the cost and power consumption of modules in optical communication, and are key technologies for realizing optical interconnection. The mode field of a typical single mode silicon optical waveguide is on the order of hundred nanometers, while the mode field diameter (Mode Field Diameter, MFD) of a conventional single mode optical fiber that needs to be coupled to align with a photonic integrated circuit chip (e.g., a silicon optical chip) is 9-10 μm, with a large mode field mismatch between the two, a small direct coupling alignment tolerance, and a large optical coupling loss. Therefore, a specific coupler needs to be disposed on the photonic integrated circuit chip to achieve efficient coupling with the single mode fiber.
Waveguide couplers in the conventional art mainly include two kinds, i.e., a grating coupler and an edge coupler. The grating coupler has the advantages of large alignment tolerance, convenient packaging, on-chip test and the like, but has low coupling efficiency and narrow working bandwidth. The Edge Coupler has the advantages of high coupling efficiency and large working bandwidth.
Disclosure of Invention
The utility model aims to provide a photonic integrated circuit chip and a silicon optical integrated platform, which are used for reducing optical loss in the mode spot conversion process and improving the optical coupling efficiency of the photonic integrated circuit chip and an external optical fiber.
The utility model adopts the following technical scheme:
according to an aspect of the present utility model, there is provided a photonic integrated circuit chip comprising: a substrate layer, a dielectric layer and an optical waveguide layer which are laminated;
the photonic integrated circuit chip comprises an optical device arranged in the optical waveguide layer and a device waveguide optically connected with the optical device, and is provided with an outer end face coupled with the outside along the thickness direction perpendicular to the substrate layer;
in the thickness direction of the substrate layer, the optical waveguide layer is sequentially laminated with a first waveguide, a second waveguide and a third waveguide:
the second waveguide is optically coupled with the first waveguide and is arranged at intervals in the thickness direction with the first waveguide;
the third waveguide is optically coupled with the second waveguide and is arranged at intervals in the thickness direction with the second waveguide;
the first waveguide, the second waveguide, and the third waveguide all extend from the interior of the photonic integrated circuit chip to the outer end surface;
wherein the first waveguide and the second waveguide partially overlap in projection in a thickness direction of the substrate layer to be coupled by adiabatic coupling;
an extension length of the second waveguide is longer than an extension length of the third waveguide in a thickness direction perpendicular to the substrate layer, and an end of the second waveguide near the outer end face and an end of the third waveguide near the outer end face are flush.
Further, the second waveguide and the third waveguide are configured to mode-spot-convert light coupled from the first waveguide and transmit the light into an external optical fiber, or to mode-spot-convert light inputted from the external optical fiber and couple the mode-spot-converted light to the first waveguide.
Further, the first waveguide is co-layer with the device waveguide.
Further, a portion of the first waveguide is in an inverted wedge structure from an interior of the photonic integrated circuit chip toward the outer end surface.
Further, a portion of the second waveguide is in an inverted wedge structure from an interior of the photonic integrated circuit chip toward the outer end surface.
Further, the third waveguide has a constant cross-sectional width from the inside of the photonic integrated circuit chip in a direction toward the outer end surface.
Further, the number of the second waveguides is a plurality, and the number of the third waveguides is a plurality;
at a cross-sectional position near a plane in which the outer end face is located, the combination of the plurality of second waveguides and the plurality of third waveguides is arranged in a plurality of rows and/or a plurality of columns;
and the second waveguides and the third waveguides are arranged in a staggered manner or are irregularly arranged between adjacent rows and/or columns at the section position close to the plane where the outer end face is located.
Further, a section width of at least one of the plurality of second waveguides in a direction from an inside of the photonic integrated circuit chip toward the outer end surface is tapered toward the outer end surface.
Further, from a cross-sectional position near an end of the third waveguide to a cross-sectional position near an end of the first waveguide, the plurality of second waveguides are configured to be in-plane optically coupled in a plane in which they are located, wherein in a direction in which an inside of the photonic integrated circuit chip is directed toward an outer end surface, the ends of the two second waveguides overlap with one second waveguide projection portion located between the two second waveguides to be coupled by adiabatic coupling.
Further, the first, second and third waveguides are silicon nitride or silicon oxynitride waveguides.
Further, in the thickness direction of the substrate layer, the optical waveguide layer is further provided with:
and the fourth waveguide is optically coupled with the third waveguide and is arranged at intervals in thickness with the third waveguide, and extends from the inside of the photonic integrated circuit chip to the direction of the outer end surface.
Further, an extension length of the fourth waveguide is less than or equal to an extension length of the third waveguide, and an end of the fourth waveguide facing an outer end of the multilayer side coupler is flush with the outer end of the multilayer side coupler.
Further, the fourth waveguide has a constant cross-sectional width from the inside of the photonic integrated circuit chip toward the outer end surface.
Further, the number of the second waveguides is a plurality, the number of the third waveguides is a plurality, and the number of the fourth waveguides is a plurality;
at a cross-sectional position near a plane in which the outer end face of the photonic integrated circuit chip is located, a combination of a plurality of second waveguides, a plurality of third waveguides, and a plurality of fourth waveguides is arranged in a plurality of rows and a plurality of columns;
and the second waveguides, the third waveguides and the fourth waveguides are arranged in a staggered manner or are irregularly arranged between adjacent rows and/or columns.
Further, the fourth waveguide is a silicon nitride waveguide or a silicon oxynitride waveguide.
According to another aspect of the present utility model, there is also provided a silicon optical integration platform, including: a photonic integrated circuit chip;
the optical fiber comprises an optical fiber core and an optical fiber cladding coating the optical fiber core;
wherein the optical fiber is aligned with the outer end face of the photonic integrated circuit chip for optical coupling.
Embodiments of the present utility model are directed to reducing optical loss during mode spot conversion in conventional single layer waveguides by providing multiple layers of waveguides in an optical waveguide layer on a photonic integrated circuit chip that cooperate in mode spot conversion of light. And the multi-layer waveguide is used for limiting the optical field at the section position close to the outer end face of the photonic integrated circuit chip so as to adjust the size of the mode spot of the optical field close to the edge of the photonic integrated circuit chip to match the mode field diameter of the external optical fiber, thereby improving the optical coupling efficiency of the photonic integrated circuit chip and the external optical fiber.
Drawings
In order to more clearly illustrate the technical solutions of the embodiments of the present utility model, the drawings that are needed in the description of the embodiments will be briefly described below, it being obvious that the drawings in the following description are only some embodiments of the present utility model, and that other embodiments may be obtained according to these drawings without inventive effort to a person skilled in the art.
FIG. 1 is a schematic diagram of a photonic integrated circuit chip according to an embodiment of the present utility model;
FIG. 2A shows a schematic cross-sectional view of the photonic integrated circuit chip provided in FIG. 1 at cross-sectional position A;
FIG. 2B shows a schematic cross-sectional view of the photonic integrated circuit chip provided in FIG. 1 at cross-sectional position B;
FIG. 2C shows a cross-sectional schematic view of the photonic integrated circuit chip provided in FIG. 1 at cross-sectional position C;
FIG. 2D shows a cross-sectional schematic view of the photonic integrated circuit chip provided in FIG. 1 at cross-sectional position D;
FIG. 2E shows a cross-sectional schematic view of the photonic integrated circuit chip provided in FIG. 1 at cross-sectional position E;
FIG. 2F shows a schematic cross-sectional view of the photonic integrated circuit chip provided in FIG. 1 at cross-sectional position F;
FIG. 2G shows a cross-sectional schematic view of the photonic integrated circuit chip provided in FIG. 1 at cross-sectional position G;
FIG. 3 shows a schematic top view of the plurality of second waveguides of FIG. 1 from section position C to section position D;
FIG. 4A shows yet another cross-sectional schematic view of the photonic integrated circuit chip provided in FIG. 1 at cross-sectional position A;
FIG. 4B shows yet another cross-sectional schematic view of the photonic integrated circuit chip provided in FIG. 1 at cross-sectional position E;
FIG. 4C shows yet another cross-sectional schematic view of the photonic integrated circuit chip provided in FIG. 1 at cross-sectional position G;
FIG. 5 is a schematic diagram of a photonic integrated circuit chip according to yet another embodiment of the present utility model;
FIG. 6A shows a cross-sectional schematic view of the photonic integrated circuit chip provided in FIG. 5 at cross-sectional position A;
FIG. 6B shows a schematic cross-sectional view of the photonic integrated circuit chip provided in FIG. 5 at cross-sectional position B;
FIG. 6C shows a cross-sectional schematic view of the photonic integrated circuit chip provided in FIG. 5 at cross-sectional position C;
FIG. 6D shows a cross-sectional schematic view of the photonic integrated circuit chip provided in FIG. 5 at cross-sectional position D;
FIG. 6E shows a cross-sectional schematic view of the photonic integrated circuit chip provided in FIG. 5 at cross-sectional position E;
FIG. 6F shows a cross-sectional schematic view of the photonic integrated circuit chip provided in FIG. 5 at cross-sectional position F;
FIG. 7A shows yet another cross-sectional schematic of the photonic integrated circuit chip provided in FIG. 5 at cross-sectional position A;
FIG. 7B shows yet another cross-sectional schematic of the photonic integrated circuit chip provided in FIG. 5 at cross-sectional position C;
fig. 7C shows a further schematic cross-sectional view of the photonic integrated circuit chip provided in fig. 5 at cross-sectional position E.
Detailed Description
The foregoing description is only an overview of the present utility model, and is intended to be implemented in accordance with the teachings of the present utility model, as well as the preferred embodiments thereof, together with the following detailed description of the utility model, given by way of illustration only, together with the accompanying drawings.
In the description of the present utility model, it should be noted that, unless explicitly specified and limited otherwise, the terms "mounted," "connected," and "connected" are to be construed broadly, and may be either fixedly connected, detachably connected, or integrally connected, for example; can be mechanically connected, electrically connected or can be communicated with each other; can be directly connected or indirectly connected through an intermediate medium, and can be communicated with the inside of two elements or the interaction relationship of the two elements. The meaning of a chip herein may include a bare chip. The order illustrated herein represents one exemplary scenario when referring to method steps, but does not represent a limitation on the order. The specific meaning of the above terms in the present utility model can be understood by those of ordinary skill in the art according to the specific circumstances.
The term "substrate" as used herein may refer to a substrate of a diced wafer, or may refer to a substrate of an uncut wafer. It should be understood that the term "film" includes layers and should not be construed to indicate vertical or horizontal thickness unless otherwise indicated. It should be noted that the thicknesses of the material layers of the edge coupler structure shown in the drawings are only schematic and do not represent actual thicknesses.
The utility model will be further described in detail with reference to the drawings and detailed description below in order to make the objects, features and advantages of the utility model more comprehensible.
Example 1
Fig. 1 shows a schematic structure of a photonic integrated circuit chip provided in an embodiment of the present utility model, fig. 2A shows a schematic cross-sectional view of the photonic integrated circuit chip provided in fig. 1 at a cross-sectional position a, fig. 2B shows a schematic cross-sectional view of the photonic integrated circuit chip provided in fig. 1 at a cross-sectional position B, fig. 2C shows a schematic cross-sectional view of the photonic integrated circuit chip provided in fig. 1 at a cross-sectional position C, fig. 2D shows a schematic cross-sectional view of the photonic integrated circuit chip provided in fig. 1 at a cross-sectional position D, fig. 2E shows a schematic cross-sectional view of the photonic integrated circuit chip provided in fig. 1 at a cross-sectional position E, fig. 2F shows a schematic cross-sectional view of the photonic integrated circuit chip provided in fig. 1 at a cross-sectional position F, fig. 2G shows a schematic cross-sectional view of the photonic integrated circuit chip provided in fig. 1 at a cross-sectional position C, and fig. 3 shows a plurality of second waveguides in fig. 1 from the cross-sectional position C to the cross-sectional position D.
As shown in fig. 1 and fig. 2A-2G, a photonic integrated circuit chip 1000 according to a first embodiment of the present utility model includes: a substrate layer 601, a dielectric layer 602, and an optical waveguide layer 310 are stacked.
The photonic integrated circuit chip 1000 includes a first region 100 and a second region 200 located above the dielectric layer 602 and at least partially below the stack of optical waveguide layers 310, the optical waveguide layer 310 of the first region 100 having an optical device 101 and a device waveguide 110 optically connected to the optical device 101 disposed therein, the optical waveguide layer 310 of the second region 200 having an edge coupler disposed therein, the photonic integrated circuit chip 1000 having an outer end surface coupled to the outside in a thickness direction perpendicular to the substrate layer 601.
In the thickness direction of the substrate layer 601, the first waveguide 201, the second waveguide 202, and the third waveguide 203 are sequentially stacked in the optical waveguide layer 310:
the first waveguide 201 is optically connected to the device waveguide 110, and an end of the first waveguide 201 facing the outer end face is at a first lateral distance L1 from the outer end face;
the second waveguide 202 is optically coupled to the first waveguide 201 and is spaced apart from the first waveguide 201 in the thickness direction;
the third waveguide 203 is optically coupled to the second waveguide 202 and is spaced apart from the second waveguide 202 in the thickness direction;
the first waveguide 201, the second waveguide 202, and the third waveguide 203 each extend from the inside of the photonic integrated circuit chip 1000 toward the outer end surface in their respective layers;
wherein the first waveguide 201 and the second waveguide 202 are partially projected to overlap in a thickness direction of the substrate layer 601 to be coupled by adiabatic coupling; the second waveguide 202 has an extension length longer than that of the third waveguide 203 in a thickness direction perpendicular to the substrate layer 601, and an end of the second waveguide 202 near the outer end face and an end of the third waveguide 203 near the outer end face are flush.
In this embodiment, the second waveguide 202 is used for coupling light with the first waveguide 201 to perform an optical field transition function, and is used for forming a multi-layer waveguide with the third waveguide 203 to participate in the mode spot conversion of light, so as to reduce the optical loss of a conventional single-layer waveguide in the mode spot conversion process.
From the above, the embodiments of the present utility model aim to reduce the optical loss of a conventional single-layer waveguide in the mode spot conversion process by providing a multi-layer waveguide in the optical waveguide layer on the photonic integrated circuit chip (Photonic integrated chip, PIC chip) and the multi-layer waveguide participates in the mode spot conversion of light. And the multi-layer waveguide is used for limiting the optical field at the section position close to the outer end face of the photonic integrated circuit chip so as to adjust the size of the mode spot of the optical field close to the edge of the photonic integrated circuit chip to match the mode field diameter of the external optical fiber, thereby improving the optical coupling efficiency of the photonic integrated circuit chip and the external optical fiber.
It should be noted that, since the mode field diameter of the side coupler with the single-layer waveguide is generally sensitive to the influence of the shape or the size of the single-layer waveguide, the size of the optical field mode spot actually near the edge of the photonic integrated circuit chip is larger or smaller, which is not beneficial to adjustment; by adopting the multi-layer side coupler with the multi-layer waveguide, the multi-layer waveguide participates in the mode spot conversion of the optical field, so that the sensitivity degree of the appearance or the size of the single-layer waveguide to the mode field diameter (light spot diameter) of the single-layer waveguide can be reduced on the basis of ensuring the coupling efficiency.
Illustratively, in this embodiment, photonic integrated circuit chip 1000 is based on device waveguide 110 fabricated from top-level silicon 603 of SOI (Silicon On Insulator) structure. The optical device 101 comprises, for example, a light absorbing layer (e.g. a germanium layer) arranged on the side of the device waveguide 110 facing away from the substrate layer 601.
Dielectric layer 602 is, for example, a buried silicon oxide layer.
The optical waveguide layer 310 is, for example, siO2, specifically, a SiO2 film layer is deposited around the first waveguide 201, the second waveguide 202, and the third waveguide 203 to encapsulate the first waveguide 201, the second waveguide 202, and the third waveguide 203, and at the same time, serve as a supporting platform for the multilayer waveguides, so that the first waveguide 201, the second waveguide 202, and the third waveguide 203 all extend from the inside of the photonic integrated circuit chip 1000 toward the direction of the outer end surface.
The terms "first," "second," and "third" are used herein to distinguish between different objects and are not intended to order the objects or limit the number of objects.
Further, the first area 100 and the second area 200 are distributed in a tiled manner on a plane perpendicular to the thickness direction of the substrate layer 601, so that light can be freely transmitted between the photonic integrated circuit chip 1000 and the external optical fiber 400 along the lateral direction, and meanwhile, the surface area of the photonic integrated circuit chip 1000 can be fully utilized by the lateral tiling layout manner, and the effective utilization rate of the surface area of the photonic integrated circuit chip 1000 can be improved.
Illustratively, in the present embodiment, the first waveguide 201, the second waveguide 202, and the third waveguide 203 are silicon nitride waveguides or silicon oxynitride waveguides. Because silicon materials generally have a higher refractive index, silicon waveguides can achieve practical mode sizes of about 2-5 μm, while silicon nitride or silicon oxynitride has a lower refractive index than silicon materials, so silicon nitride waveguides or silicon oxynitride waveguides can achieve larger mode sizes than silicon waveguides. In some embodiments, for ease of fabrication, the first waveguide 201, the second waveguide 202, and the third waveguide 203 are all made of the same material, such as silicon nitride.
In this embodiment, the second waveguide 202 and the third waveguide 203 are configured to perform a mode-to-mode conversion of light coupled from the first waveguide 201 (for example, to expand a mode-to-mode size of light) and transmit the converted light into an external optical fiber, or perform a mode-to-mode conversion of light inputted from an external optical fiber (for example, to shrink a mode-to-mode size of light), and couple the mode-converted light into the first waveguide 201.
Specifically, the first waveguide 201, the second waveguide 202, and the third waveguide 203 are respectively formed based on patterning etching of the waveguide layers in each layer; and the number of the first waveguide 201, the second waveguide 202, and the third waveguide 203 or the pitch in the thickness direction thereof is determined according to the spot diameter size of the desired coupling.
In some embodiments, the first waveguide 201 is co-located with the device waveguide 110.
In some embodiments, a portion of the first waveguide 201 is in a reverse wedge structure from the inside of the photonic integrated circuit chip toward the outer end surface, so that the light coupled from the device waveguide 110 can be gradually expanded after being subjected to the mode-spot conversion by the first waveguide 201.
In some embodiments, a portion of the second waveguide 202 is in a reverse wedge structure from the inside of the photonic integrated circuit chip toward the outer end surface, so that the light coupled from the first waveguide 201 can be gradually expanded after being subjected to mode-spot conversion by the second waveguide 202, and matched with the mode-spot diameter of an external optical fiber.
In some embodiments, the third waveguide 203 has a constant cross-sectional width from the inside of the photonic integrated circuit chip toward the outer end surface, and the second waveguide 202 and the third waveguide 203 together confine the optical field to adjust the mode spot size of the optical field near the edge of the photonic integrated circuit chip 1000 to match the mode field diameter of the external optical fiber, thereby improving the optical coupling efficiency of the photonic integrated circuit chip and the external optical fiber.
Illustratively, as shown in fig. 1 and 2A-2G, the number of the second waveguides 202 is 2, and the number of the third waveguides 203 is 3. At a cross-sectional position (e.g., at cross-sectional position a) near the plane in which the outer end face lies, the combination of 2 second waveguides 202 and 3 third waveguides 203 are arranged in a plurality of rows and/or a plurality of columns; wherein between adjacent rows and/or columns, 2 second waveguides 202 and 3 third waveguides 203 are arranged in a staggered manner or in an irregular manner.
Compared with the arrangement mode that the second waveguides 202 and the third waveguides 203 are aligned up and down, the method of arranging the second waveguides 202 and the third waveguides 203 in a staggered mode is adopted, so that the requirement of process alignment errors between the second waveguides 202 and the third waveguides 203 is relaxed, the processing and manufacturing are more convenient, the second waveguides 202 and the third waveguides 203 are arranged in a staggered mode between adjacent rows and/or columns, and the alignment tolerance of the edge coupler with the multilayer waveguides in the horizontal direction can be increased.
At the cross-sectional position B, the cross-sectional dimensions of the plurality of second waveguides 202 are changed compared to the cross-sectional position a, at which time the cross-sectional dimensions of the plurality of second waveguides 202 are relatively large, while the cross-sectional dimensions of the plurality of third waveguides 203 remain unchanged, the optical field being confined mainly in the plurality of second waveguides 202.
At section position C, there are only a plurality of second waveguides 202.
Illustratively, as shown in fig. 3, in some embodiments, a section width of a portion of at least one second waveguide 202 of the plurality of second waveguides 202 tapers toward the outer end surface from an interior of the photonic integrated circuit chip toward the outer end surface.
Further, from a section position C near the end of the third waveguide 203 to a section position D near the end of the first waveguide 201, the plurality of second waveguides 202 are configured to be in-plane optically coupled in a plane in which they are located, wherein, in a direction in which the inside of the photonic integrated circuit chip is directed toward the outer end surface, two second waveguides 202 overlap with a projected portion of one second waveguide 202 located between the two second waveguides 202 to be coupled by adiabatic coupling. So that the optical field can be guided from a plurality of second waveguides 202 at cross-sectional positions near the end of the third waveguide 203 into one second waveguide 202 at cross-sectional positions near the end of the first waveguide 201; conversely, the optical field is guided from one second waveguide 202 at a cross-sectional position near the end of the first waveguide 201 into a plurality of second waveguides 202 at a cross-sectional position near the end of the third waveguide 203. Specifically, from section position C to section position D, the optical field is coupled from the two second waveguides 202 into one second waveguide 202 located between the two second waveguides 202.
Specifically, from section position C to section position D, the optical field is coupled from the two second waveguides 202 into one second waveguide 202 located between the two second waveguides 202.
At section position E, the optical field is confined mainly in the second waveguide 202, since the section size of the second waveguide 202 is relatively large and the section size of the first waveguide 201 is relatively small, compared to the section position D, where the second waveguide 202 and the first waveguide 201 are present at the same time.
From section position E to section position F, the section size of the second waveguide 202 becomes gradually smaller, while the section size of the first waveguide 201 becomes gradually larger, the optical field being gradually coupled into the first waveguide 201 by the second waveguide 202.
At the section position G, only the first waveguide 201 is present.
In some embodiments, a portion of the first waveguide 201 is in an inverted wedge structure from the inside of the photonic integrated circuit chip toward the outer end surface, such that light coupled from the second waveguide 202 can gradually shrink after being subjected to mode-spot conversion by the first waveguide 201.
In some embodiments, to enable improved optical coupling efficiency between the first waveguide 201 and the device waveguide 110, the first waveguide 201 extends into the first region 100 from an outer end surface of the photonic integrated circuit chip in an inward direction.
In some embodiments, the first waveguide 201 may also act as a transmission waveguide for the device.
Example two
Fig. 4A shows a further schematic cross-sectional view of the photonic integrated circuit chip provided in fig. 1 at a cross-sectional position a, fig. 4B shows a further schematic cross-sectional view of the photonic integrated circuit chip provided in fig. 1 at a cross-sectional position E, and fig. 4C shows a further schematic cross-sectional view of the photonic integrated circuit chip provided in fig. 1 at a cross-sectional position G.
As shown in fig. 4A to 4C, in the cross-sectional position a, the number of the second waveguides 202 and the third waveguides is greater than 3, for example, 4, 5 or more, compared to the first embodiment, which is not limited herein. The combination of the plurality of second waveguides 202 and the plurality of third waveguides 203 are arranged in a plurality of rows and/or columns; wherein, between adjacent rows and/or columns, the plurality of second waveguides 202 and the plurality of third waveguides 203 are arranged in a staggered manner or are arranged irregularly.
It should be noted that, the combination of the plurality of second waveguides 202 and the plurality of third waveguides 203 is irregularly arranged, and the optical field corresponding to the arrangement form is matched with the optical field coupled by the external optical fiber.
From section position a to section position E, the plurality of third waveguides 203 completely convert the optical field into one second waveguide 202 via an intermediate adiabatic conversion process, after which one second waveguide 202 adiabatically converts the optical field into one first waveguide 201 from section position E to section position G.
Example III
Fig. 5 shows a schematic structural view of a photonic integrated circuit chip provided in accordance with still another embodiment of the present utility model, fig. 6A shows a schematic sectional view of the photonic integrated circuit chip provided in fig. 5 at a sectional position a, fig. 6B shows a schematic sectional view of the photonic integrated circuit chip provided in fig. 5 at a sectional position B, fig. 6C shows a schematic sectional view of the photonic integrated circuit chip provided in fig. 5 at a sectional position C, fig. 6D shows a schematic sectional view of the photonic integrated circuit chip provided in fig. 5 at a sectional position D, fig. 6E shows a schematic sectional view of the photonic integrated circuit chip provided in fig. 5 at a sectional position E, and fig. 6F shows a schematic sectional view of the photonic integrated circuit chip provided in fig. 5 at a sectional position F.
As shown in fig. 5 and fig. 6A to 6F, in the present embodiment, compared with the first embodiment, in the thickness direction of the substrate layer 601, the optical waveguide layer 310 is further provided with: the fourth waveguide 204 is optically coupled with the third waveguide 203, and the fourth waveguide 204 extends from the inside of the photonic integrated circuit chip in a direction pointing to the outer end surface; the extension length of the fourth waveguide 204 is smaller than or equal to that of the third waveguide 203, and the end of the fourth waveguide 204 near the outer end face is flush with the end of the third waveguide near the outer end face.
The terms "first," "second," "third," and "fourth" are used herein to distinguish between different objects and are not intended to order the objects or limit the number of objects.
The multi-layer waveguide is formed by the first waveguide, the second waveguide, the third waveguide and the fourth waveguide, the multi-layer waveguide participates in the mode spot conversion of light together so as to reduce the light loss of the photonic integrated circuit chip in the mode spot conversion process, and the second waveguide, the third waveguide and the fourth waveguide limit the light field together at the section position close to the outer end face of the photonic integrated circuit chip so as to adjust the mode spot size of the light field close to the edge of the photonic integrated circuit chip and enable the mode spot size to be matched with the mode field diameter of an external optical fiber, thereby improving the optical coupling efficiency of the photonic integrated circuit chip and the external optical fiber.
Illustratively, in the present embodiment, the first waveguide 201, the second waveguide 202, the third waveguide 203, and the fourth waveguide 204 are silicon nitride waveguides or silicon oxynitride waveguides.
In this embodiment, the second waveguide 202, the third waveguide 203, and the fourth waveguide 204 are configured to transmit light coupled from the first waveguide 201 after mode-spot conversion (e.g., to expand the mode-spot size of the light) into an external optical fiber, or to mode-spot convert light input from the external optical fiber (e.g., to shrink the mode-spot size of the light), and to couple the mode-spot converted light into the first waveguide 201.
Illustratively, in this embodiment, the fourth waveguide 204 has a constant cross-sectional width from the interior of the photonic integrated circuit chip toward the outer end surface.
In some embodiments, for ease of fabrication, the first waveguide 201, the second waveguide 202, the third waveguide 203, the fourth waveguide 204, and the same material, such as silicon nitride, are all used.
Illustratively, as shown in fig. 5, 6A-6F, the number of the second waveguides 202 is a plurality, e.g., 3 or more, and the number of the third waveguides 203 is a plurality, e.g., 3 or more. At a cross-sectional location (e.g., at cross-sectional location a) near the plane in which the outer ends of the multi-layer edge coupler lie, the combination of 3 second waveguides 202 and 3 third waveguides 203 are arranged in a plurality of rows and/or columns; wherein, between adjacent rows and/or columns, 3 second waveguides 202 and 3 third waveguides 203 are arranged in an array, and the optical fields corresponding to the arrangement form are matched with the optical fields coupled by external optical fibers.
At the cross-sectional position B, the cross-sectional dimensions of the plurality of second waveguides 202 are changed compared to the cross-sectional position a, at which time the cross-sectional dimensions of the plurality of second waveguides 202 are relatively large, while the cross-sectional dimensions of the plurality of third waveguides 203 and the plurality of fourth waveguides 204 remain unchanged, i.e. in this embodiment, in a direction from the inner end towards the outer end of the multilayer side coupler, the third waveguides 203, the fourth waveguides 204 have a constant cross-sectional width, the optical field is mainly confined in the plurality of second waveguides 202.
At section position C, there are only a plurality of second waveguides 202.
From a section position C near the end of the third waveguide 203 to a section position D near the end of the first waveguide 201, a plurality of second waveguides 202 are configured to be optically coupled with the first waveguide 201, specifically, in the thickness direction of the substrate layer 601, the end of the first waveguide 201 overlaps with the projection of the end of the second waveguide 202 to be coupled by adiabatic coupling.
From the cross-sectional position D to the cross-sectional position E, the cross-sectional dimensions of the second waveguide 202 become progressively smaller, while the cross-sectional dimensions of the first waveguide 201 become progressively larger, the optical field being progressively coupled into the first waveguide 201 by the second waveguide 202.
At the section position F, only the first waveguide 201 is present.
Example IV
Fig. 7A shows a further schematic cross-sectional view of the photonic integrated circuit chip provided in fig. 5 at a cross-sectional position a, fig. 7B shows a further schematic cross-sectional view of the photonic integrated circuit chip provided in fig. 5 at a cross-sectional position C, and fig. 7C shows a further schematic cross-sectional view of the photonic integrated circuit chip provided in fig. 5 at a cross-sectional position E.
As shown in fig. 7A to 7C, in the cross-sectional position a, in comparison with the third embodiment, the fourth embodiment shows that the combination of the plurality of second waveguides 202 and the plurality of third waveguides 203 is arranged in a plurality of rows and/or a plurality of columns in the cross-sectional position near the plane in which the outer end face lies; wherein, between adjacent rows and/or columns, the plurality of second waveguides 202 and the plurality of third waveguides 203 are arranged in a staggered manner.
In some other embodiments, the combination of the plurality of second waveguides 202 and the plurality of third waveguides 203 may be irregularly arranged, that is, the plurality of second waveguides are arbitrarily arranged in the plane of the combination, and the plurality of third waveguides are arbitrarily arranged in the plane of the combination, where the optical field corresponding to the arrangement form matches the optical field coupled by the external optical fiber.
From section position a to section position C, the third and fourth waveguides 203, 204 completely convert the optical field into one second waveguide 202 via an intermediate adiabatic conversion process, after which one second waveguide 202 adiabatically converts the optical field into one first waveguide 201 again from section position C to section position E.
With continued reference to fig. 1 and 5, according to another aspect of the present utility model, there is further provided a silicon optical integrated platform, including the photonic integrated circuit chip 1000 according to any one of the previous embodiments; an optical fiber 400, said optical fiber 400 comprising an optical fiber core 401 and an optical fiber cladding 402 cladding said optical fiber core 401; wherein the optical fiber 400 is aligned with the outer end of the photonic integrated circuit chip 1000 proximate to the multi-layer edge coupler for optical coupling.
Embodiments of the present utility model are directed to reducing optical loss during mode spot conversion in conventional edge couplers with single layer waveguides by providing multiple layers of waveguides in an optical waveguide layer on a photonic integrated circuit chip that cooperate in mode spot conversion of light. And the multi-layer waveguide is used for limiting the optical field at the section position close to the outer end face of the photonic integrated circuit chip so as to adjust the size of the mode spot of the optical field close to the edge of the photonic integrated circuit chip to match the mode field diameter of the external optical fiber, thereby improving the optical coupling efficiency of the photonic integrated circuit chip and the external optical fiber.
The foregoing description of the preferred embodiments of the present utility model is not intended to limit the scope of the utility model, but rather to cover all equivalent variations and modifications in shape, construction, characteristics and spirit according to the scope of the present utility model as defined in the appended claims.
Claims (16)
1. A photonic integrated circuit chip, comprising: a substrate layer, a dielectric layer and an optical waveguide layer which are laminated;
the photonic integrated circuit chip comprises an optical device arranged in the optical waveguide layer and a device waveguide optically connected with the optical device, and is provided with an outer end face coupled with the outside along the thickness direction perpendicular to the substrate layer;
in the thickness direction of the substrate layer, the optical waveguide layer is sequentially laminated with a first waveguide, a second waveguide and a third waveguide:
the second waveguide is optically coupled with the first waveguide and is arranged at intervals in the thickness direction with the first waveguide;
the third waveguide is optically coupled with the second waveguide and is arranged at intervals in the thickness direction with the second waveguide;
the first waveguide, the second waveguide, and the third waveguide all extend from the interior of the photonic integrated circuit chip to the outer end surface;
wherein the first waveguide and the second waveguide partially overlap in projection in a thickness direction of the substrate layer to be coupled by adiabatic coupling;
an extension length of the second waveguide is longer than an extension length of the third waveguide in a thickness direction perpendicular to the substrate layer, and an end of the second waveguide near the outer end face and an end of the third waveguide near the outer end face are flush.
2. The photonic integrated circuit chip of claim 1, wherein the photonic integrated circuit chip,
the second waveguide and the third waveguide are configured to mode-spot-convert light coupled from the first waveguide and transmit the light into an external optical fiber, or to mode-spot-convert light input from an external optical fiber and couple the mode-spot-converted light into the first waveguide.
3. The photonic integrated circuit chip of claim 1, wherein the photonic integrated circuit chip,
the first waveguide is arranged in the same layer as the device waveguide.
4. The photonic integrated circuit chip of claim 1, wherein the photonic integrated circuit chip,
and a part of the first waveguide is in a reverse wedge-shaped structure from the inside of the photonic integrated circuit chip to the direction of the outer end surface.
5. The photonic integrated circuit chip of claim 1, wherein the photonic integrated circuit chip,
and a part of the second waveguide is in a reverse wedge-shaped structure from the inside of the photonic integrated circuit chip to the direction of the outer end surface.
6. The photonic integrated circuit chip of claim 1, wherein the photonic integrated circuit chip,
the third waveguide has a constant cross-sectional width from the interior of the photonic integrated circuit chip in a direction toward the outer end surface.
7. The photonic integrated circuit chip of claim 2, wherein the semiconductor device comprises,
the number of the second waveguides is a plurality of the third waveguides;
at a cross-sectional position near a plane in which the outer end face is located, the combination of the plurality of second waveguides and the plurality of third waveguides is arranged in a plurality of rows and/or a plurality of columns;
and the second waveguides and the third waveguides are arranged in a staggered manner between adjacent rows and/or columns at the section position close to the plane where the outer end face is located.
8. The photonic integrated circuit chip of claim 7,
a portion of at least one of the plurality of second waveguides tapers in cross-sectional width in a direction toward the outer end surface from an interior of the photonic integrated circuit chip toward the outer end surface.
9. The photonic integrated circuit chip of claim 1, wherein the photonic integrated circuit chip,
the plurality of second waveguides are configured to be in-plane optically coupled in a plane in which they are located, from a cross-sectional position near an end of the third waveguide to a cross-sectional position near an end of the first waveguide, wherein ends of the two second waveguides overlap with one second waveguide projection portion located between the two second waveguides in a direction of an inner-directed outer end surface of the photonic integrated circuit chip to be coupled by adiabatic coupling.
10. The photonic integrated circuit chip of claim 1, wherein the photonic integrated circuit chip,
the first waveguide, the second waveguide, and the third waveguide are silicon nitride waveguides or silicon oxynitride waveguides.
11. The photonic integrated circuit chip of claim 1, wherein the photonic integrated circuit chip,
in the thickness direction of the substrate layer, the optical waveguide layer is further provided with:
and the fourth waveguide is optically coupled with the third waveguide and is arranged at intervals in thickness with the third waveguide, and extends from the inside of the photonic integrated circuit chip to the direction of the outer end surface.
12. The photonic integrated circuit chip of claim 11,
the extension length of the fourth waveguide is smaller than or equal to that of the third waveguide, and the end of the fourth waveguide facing the outer end of the multi-layer side coupler is flush with the outer end of the multi-layer side coupler.
13. The photonic integrated circuit chip of claim 12, wherein the semiconductor layer is,
the fourth waveguide has a constant cross-sectional width from the interior of the photonic integrated circuit chip in a direction toward the outer end surface.
14. The photonic integrated circuit chip of claim 11,
the number of the second waveguides is a plurality of the third waveguides, and the number of the fourth waveguides is a plurality of the fourth waveguides;
at a cross-sectional position near a plane in which the outer end face of the photonic integrated circuit chip is located, a combination of a plurality of second waveguides, a plurality of third waveguides, and a plurality of fourth waveguides is arranged in a plurality of rows and a plurality of columns;
and the second waveguides, the third waveguides and the fourth waveguides are arranged in a staggered manner between adjacent rows and/or columns.
15. The photonic integrated circuit chip of claim 11,
the fourth waveguide is a silicon nitride waveguide or a silicon oxynitride waveguide.
16. A silicon optical integrated platform comprising a photonic integrated circuit chip as claimed in any one of claims 1 to 15;
the optical fiber comprises an optical fiber core and an optical fiber cladding coating the optical fiber core;
wherein the optical fiber is aligned with the outer end face of the photonic integrated circuit chip for optical coupling.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202321537230.2U CN220064425U (en) | 2023-06-16 | 2023-06-16 | Photonic integrated circuit chip and silicon optical integrated platform |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202321537230.2U CN220064425U (en) | 2023-06-16 | 2023-06-16 | Photonic integrated circuit chip and silicon optical integrated platform |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN220064425U true CN220064425U (en) | 2023-11-21 |
Family
ID=88755231
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202321537230.2U Active CN220064425U (en) | 2023-06-16 | 2023-06-16 | Photonic integrated circuit chip and silicon optical integrated platform |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN220064425U (en) |
-
2023
- 2023-06-16 CN CN202321537230.2U patent/CN220064425U/en active Active
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US9484482B2 (en) | Efficient optical (light) coupling | |
| WO2016195732A1 (en) | Back end of line process integrated optical device fabrication | |
| US9057844B2 (en) | Grating edge coupler and method of forming same | |
| US11506840B2 (en) | Back end of line process integrated optical device fabrication | |
| US11467343B2 (en) | Optical fiber coupler having hybrid tapered waveguide segments and metamaterial segments | |
| US8000565B2 (en) | Buried dual taper waveguide for passive alignment and photonic integration | |
| WO2015011845A1 (en) | Interlayer lightwave coupling device | |
| WO2021175072A1 (en) | Semiconductor optical coupling structure and silicon-optical integrated chip | |
| CN106471410B (en) | Double end photo-couplers | |
| US9274282B2 (en) | Coupling light from an external source to a waveguide using a multi-step converter | |
| CN113568105B (en) | Waveguide interlayer coupling structure and preparation method thereof | |
| US20110038588A1 (en) | Optical coupler | |
| EP3568721A1 (en) | Apparatus and method for coupling light | |
| US20230161107A1 (en) | Edge coupler and manufacturing method therefor | |
| CN109324372B (en) | Silicon optical waveguide end face coupler | |
| CN116165742A (en) | Double-layer silicon nitride grating coupler integrated with bottom reflecting layer | |
| US7881574B2 (en) | Optical device | |
| CN220064425U (en) | Photonic integrated circuit chip and silicon optical integrated platform | |
| CN220064424U (en) | Photonic integrated circuit chip and silicon optical integrated platform | |
| JP2013012548A (en) | Optical module and photo-electric hybrid board | |
| CN115616703A (en) | Grating coupler based on double-layer silicon nitride structure and manufacturing method thereof | |
| US7309628B2 (en) | Method of forming a semiconductor device | |
| US20240036263A1 (en) | Diamond spot size converter for fiber edge coupling | |
| CN219496722U (en) | Interlayer coupler with multilayer structure | |
| CN214845911U (en) | Coupling structure for laser and single-mode silicon waveguide |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GR01 | Patent grant | ||
| GR01 | Patent grant |