CN219641806U - Alternating current peak time detection circuit and device and alternating current undervoltage response circuit - Google Patents
Alternating current peak time detection circuit and device and alternating current undervoltage response circuit Download PDFInfo
- Publication number
- CN219641806U CN219641806U CN202320223318.0U CN202320223318U CN219641806U CN 219641806 U CN219641806 U CN 219641806U CN 202320223318 U CN202320223318 U CN 202320223318U CN 219641806 U CN219641806 U CN 219641806U
- Authority
- CN
- China
- Prior art keywords
- circuit
- resistor
- voltage
- operational amplifier
- alternating current
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000001514 detection method Methods 0.000 title claims abstract description 42
- 230000004044 response Effects 0.000 title claims abstract description 23
- 230000009467 reduction Effects 0.000 claims description 16
- 238000000605 extraction Methods 0.000 claims description 14
- 239000003990 capacitor Substances 0.000 claims description 10
- 230000000630 rising effect Effects 0.000 claims description 5
- 230000009466 transformation Effects 0.000 claims description 5
- 230000010363 phase shift Effects 0.000 claims description 4
- 230000007423 decrease Effects 0.000 claims description 2
- 238000005070 sampling Methods 0.000 description 7
- 238000010586 diagram Methods 0.000 description 5
- 238000001914 filtration Methods 0.000 description 3
- 102100039435 C-X-C motif chemokine 17 Human genes 0.000 description 2
- 101000889048 Homo sapiens C-X-C motif chemokine 17 Proteins 0.000 description 2
- 230000009471 action Effects 0.000 description 2
- 238000006243 chemical reaction Methods 0.000 description 2
- 239000000463 material Substances 0.000 description 2
- 238000000034 method Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000012545 processing Methods 0.000 description 2
- 230000004075 alteration Effects 0.000 description 1
- 230000002238 attenuated effect Effects 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000011982 device technology Methods 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 230000001960 triggered effect Effects 0.000 description 1
Classifications
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02B—CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USER APPLICATIONS
- Y02B70/00—Technologies for an efficient end-user side electric power management and consumption
- Y02B70/10—Technologies improving the efficiency by using switched-mode power supplies [SMPS], i.e. efficient power electronics conversion e.g. power factor correction or reduction of losses in power supplies or efficient standby modes
Landscapes
- Measurement Of Current Or Voltage (AREA)
Abstract
The utility model provides an alternating current peak value moment detection circuit, an alternating current peak value moment detection device and an alternating current undervoltage response circuit, wherein the alternating current peak value moment detection circuit comprises: the output end of the adding circuit is connected with the input end of the differentiating circuit, and the output end of the differentiating circuit is connected with the input end of the sine peak time extracting circuit; the adding circuit is used for adding the input alternating current signals to obtain sine waveform voltage signals with the voltage being larger than 0V, the differentiating circuit is used for differentiating the sine waveform voltage signals to obtain cosine waveform voltage signals, and the sine peak value moment extracting circuit is used for determining the moment corresponding to the central value of the cosine waveform amplitude range of the cosine waveform voltage signals. The utility model can detect the peak occurrence time of the alternating current signal in real time by converting the sine waveform alternating current signal into the cosine waveform alternating current signal; the alternating current undervoltage response circuit can improve the undervoltage signal response speed by detecting the occurrence time of the alternating current signal peak value in real time.
Description
Technical Field
The utility model relates to the field of alternating current peak time detection, in particular to an alternating current peak time detection circuit, an alternating current peak time detection device and an alternating current undervoltage response circuit.
Background
Under the general condition that the output power of the power electronic equipment is unchanged, the input can be changed in a wide voltage range and a wide frequency range (the input voltage of a full-voltage switching power supply is generally 90 Vac-264 Vac in a frequency range of 47H-63 Hz), the output power is unchanged, the lower the input voltage is, the larger the input current is, the lower the input voltage is, the saturation of a magnetic device of the switching power supply is caused, the overheat of other power devices is caused by the overlarge current, the overvoltage of the device is caused by the overlarge voltage, the maximum value of the input voltage can be identified to reflect the current effective input value, and the current conventional detection alternating current peak moment circuit corresponds to the following two detection methods: firstly, through low-pass filtering under the voltage, the response time of the method is related to the time constant, the resistor can take a larger value (megaohm level) for low power consumption, and the capacitor can take a smaller sampling ripple wave to achieve a microfarad level, and the time constant can be larger, for example, the upper bias resistor takes a 1MΩ lower bias filter capacitor to take a value of 1 microfarad time constant which is more than one second; secondly, MCU sampling is used for digital operation, MCU is required to carry out continuous sampling and operation, high requirements are put on MCU, input frequency is changed, however, the sampling speed and the operation speed of MCU are unchanged, time delay of peak time is different, and the price of MCU with good performance is correspondingly high. Therefore, the real-time performance of the ac signal peak time detection circuit of the related art is not good.
Disclosure of Invention
The utility model aims to solve the problem of detecting the peak time of an alternating current signal in real time and provides an alternating current peak time detection circuit, an alternating current peak time detection device and an alternating current undervoltage response circuit.
In order to achieve the above purpose, the present utility model adopts the following technical scheme:
an ac peak time detection circuit, comprising: the output end of the adding circuit is connected with the input end of the differentiating circuit, and the output end of the differentiating circuit is connected with the input end of the sine peak time extracting circuit; the addition circuit is used for adding an input alternating current signal to obtain a sine waveform voltage signal with the voltage greater than 0V, the differential circuit is used for carrying out differential transformation on the sine waveform voltage signal to obtain a cosine waveform voltage signal, and the sine peak value moment extraction circuit is used for determining the moment corresponding to the central value of the cosine waveform amplitude range of the cosine waveform voltage signal and the moment corresponding to the peak value moment of the input sine waveform voltage signal.
In some embodiments, a differentiating circuit is used to phase shift the sine waveform voltage signal by pi/2 to obtain a cosine waveform voltage signal.
In some embodiments, the adding circuit includes a resistor R3, a resistor R4, a resistor R5, a resistor R6, a voltage source V3, and an operational amplifier X1, where input ends of the resistor R3 and the resistor R5 are used to receive input ac signals, output ends of the resistor R3 are connected to an in-phase input end of the operational amplifier X1, the in-phase input end of the operational amplifier X1 is simultaneously connected to an input end of the resistor R4, an output end of the resistor R4 is connected to the voltage source V3, an output end of the resistor R5 is connected to an inverting input end of the operational amplifier X1, an inverting input end of the operational amplifier X1 is simultaneously connected to an input end of the resistor R6, and an output end of the resistor R6 is connected to an output end of the operational amplifier X1.
In some embodiments, the differentiating circuit includes an operational amplifier X2, a resistor R9, a resistor R7, and a capacitor C1, where an input end of the resistor R9 is connected to an output end of the operational amplifier X1, an output end of the resistor R9 and an inverting input end of the operational amplifier X2 are respectively connected to two sides of the capacitor C1, the inverting input end of the operational amplifier X2 is simultaneously connected to an input end of the resistor R7, an output end of the resistor R7 is connected to an output end of the operational amplifier X2, and an in-phase input end of the operational amplifier X2 is connected to the voltage source V3.
In some embodiments, the sinusoidal peak time extraction circuit includes a voltage source V4, a voltage source V5, a comparator X3, a comparator X4, and a gate U1, where an inverting input terminal of the comparator X4 and a non-inverting input terminal of the comparator X3 are connected to an output terminal of the op-amp X2, the voltage source V4 is connected to a non-inverting input terminal of the comparator X4, an output terminal of the comparator X4 and an output terminal of the comparator X3 are connected to the gate U1, and the voltage source V5 is connected to an inverting input terminal of the comparator X3.
In some embodiments, the voltage source V4 increases based on the voltage of the voltage source V3, and the voltage source V5 decreases based on the voltage of the voltage source V3, so as to adjust the output pulse width of the and gate U1, where the rising edge of the pulse is the moment corresponding to the sine peak voltage, i.e. the moment of the ac peak.
The utility model also provides an alternating current peak time detection device which comprises the alternating current peak time detection circuit.
The utility model also provides an alternating current undervoltage response circuit, which comprises the alternating current peak time detection circuit, a voltage reduction circuit, a lossless rectification circuit and an undervoltage protection trigger signal circuit, wherein the input end of the voltage reduction circuit is connected with an alternating current output end, the output end of the voltage reduction circuit is simultaneously connected with the input end of the alternating current peak time detection circuit and the input end of the lossless rectification circuit, the output end of the alternating current peak time detection circuit and the output end of the lossless rectification circuit are simultaneously connected with the input end of the undervoltage protection trigger signal circuit, and the alternating current peak time detection circuit is used for obtaining alternating current peak time; the voltage reduction circuit is used for reducing voltage when the amplitude of the input sine waveform voltage signal exceeds the operational amplifier withstand voltage; the lossless rectifying circuit is used for mirroring the sine waveform voltage signal which is smaller than 0V after voltage reduction into the sine waveform voltage which is larger than 0V, and the undervoltage protection trigger signal circuit is used for providing a current input voltage overlow signal when the input voltage is overlow.
In some embodiments, the lossless rectification circuit includes an operational amplifier X6, an operational amplifier X7, a resistor R15, a resistor R18, a resistor R19, a diode D1, and a diode D2, wherein an input end of the resistor R18 is connected with an in-phase input end of the operational amplifier X7, and is connected with an output end of the voltage reduction circuit, an output end of the resistor R18 is connected with an input end of the resistor R19, and is also connected with an inverted input end of the operational amplifier X6, and is connected with an output end of the resistor R19, and is connected with an input end of the diode D1 and an inverted input end of the operational amplifier X7, an in-phase input end of the operational amplifier X6 is grounded, an output end of the operational amplifier X6 is connected with an anode of the diode D1, and an output end of the resistor R15 is grounded.
In some embodiments, the under-voltage protection trigger signal circuit includes a comparator X5, a voltage source V6, and a D trigger U2, where an in-phase input end of the comparator X5 is connected to the voltage source V6, an inverting input end of the comparator X5 is connected to an output end of the lossless rectification circuit, an output end of the comparator X5 is simultaneously connected to a D end of the D trigger U2, a clock pin of the D trigger U2 is connected to a sine peak time extraction circuit, and an output end Q of the D trigger U2 outputs an under-voltage protection signal.
The utility model has the following beneficial effects:
the alternating current peak value moment detection circuit is used for adding an input alternating current signal through the addition circuit to obtain a sine waveform signal with the voltage greater than 0V, performing differential transformation on the input sine waveform signal through the differential circuit to obtain a cosine waveform signal, and determining the corresponding moment of the central value of the cosine waveform amplitude range of the cosine waveform signal, namely the appearance moment of a sine signal peak value (alternating current peak value) through the peak value moment extraction circuit. The central value of the amplitude range of the cosine waveform of the cosine signal waveform is unchanged no matter what the variation of the peak value and the frequency of the sine signal is, and the utility model can detect the occurrence time of the peak value of the alternating current signal in real time by converting the alternating current signal of the sine waveform into the alternating current signal of the cosine waveform. The alternating current undervoltage response circuit obtains alternating current peak time through an alternating current peak time detection circuit; the voltage reduction circuit reduces the voltage when the amplitude of the input sine waveform voltage signal exceeds the operational amplifier withstand voltage; the lossless rectifying circuit mirrors the sine waveform voltage signal with the voltage smaller than 0V after the voltage reduction into the sine waveform voltage larger than 0V, the undervoltage protection trigger signal circuit provides the setting of the current input voltage overlow signal when the input voltage is overlow, and the occurrence time of the alternating current signal peak value can be detected in real time, so that the response speed of the undervoltage signal is improved, and the problem that the response speed of the undervoltage signal is too slow due to the fact that the alternating current peak value time cannot be detected in real time in the prior art is avoided.
Other advantages of embodiments of the present utility model are further described below.
Drawings
Fig. 1 is a schematic diagram of an ac peak timing detection circuit in embodiment 1 of the present utility model;
fig. 2 is a circuit diagram of ac peak timing detection in embodiment 1 of the present utility model;
FIG. 3 is a schematic diagram of an AC undervoltage response circuit in embodiment 2 of the utility model;
fig. 4 is a circuit diagram of an ac undervoltage response in embodiment 2 of the present utility model.
Reference numerals illustrate:
the device comprises a 1-adding circuit, a 2-differentiating circuit, a 3-sine peak value moment extracting circuit, a 4-undervoltage protection trigger signal circuit, a 5-lossless rectifying circuit and a 6-step-down circuit.
Detailed Description
The following describes embodiments of the present utility model in detail. It should be emphasized that the following description is merely exemplary in nature and is in no way intended to limit the scope of the utility model or its applications.
It will be understood that when an element is referred to as being "mounted" or "disposed" on another element, it can be directly on the other element or be indirectly on the other element. When an element is referred to as being "connected to" another element, it can be directly connected to the other element or be indirectly connected to the other element. In addition, the connection may be for both a fixing action and a coupling or communication action.
The current conventional method for detecting alternating current peak time is firstly to carry out digital operation through low-pass filtering under the condition of voltage reduction and secondly to carry out MCU sampling, because the AC input is sinusoidal alternating current, the MCU is not aware of the current phase, and high requirements are required to be put on the MCU through continuous sampling and operation, and the amplitude time can be confirmed only by comparing sampled data with later data after the amplitude appears due to the fact that the amplitude of the next period cannot be confirmed, and the time delay is generated on the sent signal and is related to the sampling time interval and the running speed. In order to solve the problems, the embodiment of the utility model provides an alternating current peak value moment detection circuit which is simple in structure, can detect alternating current peak value moment in real time, and particularly can detect the moment corresponding to the peak voltage of a wide-amplitude and wide-frequency power grid alternating current sine wave, has wider application range, is pure in hardware, does not need software cooperation, and has the advantages of high instantaneity and high precision.
Example 1
Referring to fig. 1, an ac peak timing detection circuit of the present embodiment includes: the device comprises an addition circuit 1, a differential circuit 2 and a sine peak time extraction circuit 3, wherein the output end of the addition circuit is connected with the input end of the differential circuit, and the output end of the differential circuit is connected with the input end of the sine peak time extraction circuit; the adding circuit is used for adding an input alternating current signal to obtain a sine waveform voltage signal with the voltage greater than 0V, the differentiating circuit is used for differentiating the sine waveform voltage signal to obtain a cosine waveform voltage signal, and the sine peak value moment extracting circuit is used for determining the moment (alternating current peak value moment) corresponding to the central value of the cosine waveform amplitude range of the cosine waveform voltage signal, namely, the moment that the phase is (pi/2) n or (3 pi/2) n (n is a natural number).
Specifically, as shown in fig. 2, the adder circuit in this embodiment includes a resistor R3, a resistor R4, a resistor R5, a resistor R6, a voltage source V3, and an operational amplifier X1; the input ends of the resistor R3 and the resistor R5 are used for receiving input alternating current signals, the output end of the resistor R3 is connected with the in-phase input end of the operational amplifier X1, the in-phase input end of the operational amplifier X1 is simultaneously connected with the input end of the resistor R4, the output end of the resistor R4 is connected to the voltage source V3, the output end of the resistor R5 is connected with the anti-phase input end of the operational amplifier X1, the anti-phase input end of the operational amplifier X1 is simultaneously connected with the input end of the resistor R6, and the output end of the resistor R6 is connected with the output end of the operational amplifier X1, the adding circuit of the embodiment is used for obtaining sine waveforms which are larger than 0V, the part smaller than 0V of the input alternating current signals is all larger than 0V through adding, and the maximum sine waveforms are not higher than the maximum value of the output value of the operational amplifier X1 after adding (the sine waveforms are ensured to be met within the required wide value range); the differentiating circuit comprises an operational amplifier X2, a resistor R9, a resistor R7 and a capacitor C1; the output end of the operational amplifier X1 is connected with the input end of the resistor R9, the output end of the resistor R9 and the in-phase input end of the operational amplifier X2 are connected with the capacitor C1, the inverting input end of the operational amplifier X2 is simultaneously connected with the input end of the resistor R7, the output end of the resistor R7 is connected with the output end of the operational amplifier X2, and the voltage source V3 is connected with the in-phase input end of the operational amplifier X2. The output signal of the operational amplifier X1 is subjected to differential transformation through a resistor R9, a capacitor C1, a resistor R7 and the operational amplifier X2, so as to obtain cosine by differential transformation of an input sine signal, in this embodiment, the phase shift pi/2 is used for obtaining cosine, and then the moment of detecting the phase (pi/2) n or (3 pi/2) n (n is a natural number) of the cosine waveform voltage signal is the peak moment of the sine waveform voltage signal; the sine peak time extraction circuit comprises a voltage source V4, a voltage source V5, a comparator X3, a comparator X4 and an AND gate U1; the output end of the operational amplifier X2 is simultaneously connected with the inverting input end of the comparator X4 and the non-inverting input end of the comparator X3, the voltage source V4 is connected with the non-inverting input end of the comparator X4, the output end of the comparator X4 is connected with the AND gate U1, the voltage source V5 is connected with the inverting input end of the comparator X3, and the output end of the comparator X3 is connected with the AND gate U1. The output of the operational amplifier X2 is compared with the voltage source V4 and the voltage source V5 through a comparator, and the output signals of the comparator X3 and the comparator X4 obtain a narrow pulse signal at the occurrence time of the sine wave crest value through an and gate U1. The voltage of the voltage source V4 and the voltage of the voltage source V5 can be properly adjusted on the basis of the voltage source V3, and the pulse width of the AND gate U1 can be adjusted by adjusting the voltage source V4 and the voltage source V5. Since the voltage source V3 determines the value of the cosine voltage at the time point (n is a natural number) when the phase is pi/2*n or 3 pi/2*n, the output voltage of the differentiating circuit reaches the V3 voltage value, that is, reaches the sine peak time point, the comparator X3, the comparator X4 and the voltage source V3 can know whether the sine peak time point is reached, but the peak time point has pi/2×n and 3 pi/2*n (n is a natural number), so the embodiment uses the voltage source V4 and the voltage source V5 to solve the problem for the peak time point of the two phases, and the voltage source V4 and the voltage source V5 can only be finely adjusted on the basis of the V3 voltage: the voltage source V4 can be finely increased based on the voltage of the voltage source V3, and the voltage source V5 can be finely decreased based on the voltage of the voltage source V3, so that the output pulse width of the and gate U1 can be adjusted (if the voltages of the voltage source V3, the voltage source V4 and the voltage source V5 are equal, a very narrow pulse can be theoretically obtained); the embodiment also comprises a resistor R2 and a resistor R8, which provide pull-up capability for pull-up resistors of the comparator X4 and the comparator X3; VCC1 to VCC6 in the circuit are supply voltages of the circuit.
In this embodiment, an ac sine signal is input (if the voltage peak exceeds the voltage withstand voltage of the selected op amp, the amplitude of the ac sine signal can be attenuated proportionally by devices such as a linear optocoupler, an isolation transformer, etc.), and enters an ac peak time detection circuit, and the op amp X1, the resistor R3, the resistor R4, the resistor R5, the resistor R6, and the voltage reference of the voltage source V3 in the addition circuit perform conversion processing on the ac signal and convert the ac signal into a sine wave waveform, at this time, the overall voltage is greater than 0V, and differential conversion is performed by the resistor R9, the capacitor C1, the resistor R7, and the op amp X2 in the differential circuit, so that the sine wave phase shifts pi/2, X2 is output as a cosine wave, and when the cosine voltage is equal to the voltage source V3, the sine wave is at pi/2 or 3pi/2, that is, i.e., at the sine wave peak. At the moment, a narrow pulse signal can be output through an operational amplifier X3, an operational amplifier X4 comparator and an AND gate U1 in the sinusoidal peak moment extraction circuit, and the rising edge of the pulse is the sinusoidal peak voltage; the voltage source V4 and the voltage source V5 in the sine peak time extraction circuit can be adjusted to properly conduct lead-lag fine adjustment on peak time, and response time can be provided for an MCU or other processing circuits. In the embodiment, the sine wave signal is converted into the cosine wave signal through the differential circuit, the process is real-time and has no delay, the peak time is extracted through the digital circuit (sine peak time extraction circuit) later, the response under the current device technology can be controlled at nanosecond level, and the delay can be basically ignored, so that the embodiment can detect the peak occurrence time of the alternating current signal in real time.
Example 2
Referring to fig. 3, the ac undervoltage response circuit of this embodiment includes the ac peak time detection circuit and the undervoltage protection trigger signal circuit 4 of embodiment 1, the lossless rectification circuit 5, and the buck circuit 6, the input end of the buck circuit is connected to the ac output end, the output end of the buck circuit is simultaneously connected to the input end of the ac peak time detection circuit and the input end of the lossless rectification circuit, the output end of the ac peak time detection circuit and the output end of the lossless rectification circuit are simultaneously connected to the input end of the undervoltage protection trigger signal circuit, and the ac peak time detection circuit is used to obtain the sine waveform voltage signal phase at pi/2*n or 3 pi/2*n moments (n is a natural number), that is, the ac peak time; the voltage-reducing circuit is used for reducing the voltage when the amplitude of the input sinusoidal waveform voltage signal exceeds the operational amplifier withstand voltage, the lossless rectifying circuit is used for mirroring the sinusoidal waveform voltage signal which is smaller than 0V after the voltage reduction into sinusoidal waveform voltage which is larger than 0V (similar to bridge rectification and only without introducing errors generated by the conduction voltage drop of a diode), and the undervoltage protection trigger signal circuit is used for providing the current input voltage overlow signal when the input voltage is overlow. In this embodiment, a specific AC undervoltage response circuit diagram is shown in fig. 4, after an AC sinusoidal signal is input, the AC sinusoidal signal is reduced by a transformer TX1 in a voltage reducing circuit, a voltage reducing end of the transformer TX1 is connected with a resistor R12 in parallel, a signal after the voltage reduction of the transformer is used as an input end of an AC peak moment detecting circuit in embodiment 1 (an and gate U1 outputs a peak moment signal of the AC sinusoidal signal), an output end of the transformer TX1 is connected with an input end of a resistor R18 in a lossless rectifying circuit and an in-phase input end of an operational amplifier X7 at the same time, an output end of the resistor R18 is connected with an input end of an operational amplifier X6 at the same time, an output end of the resistor R19 is connected with a negative electrode of a diode D1 and a negative electrode of a diode D2, an input end of the resistor R15, a negative electrode of the operational amplifier X7 is connected with a negative electrode of a comparator X5 in the low voltage protection triggering signal circuit, an input end of the operational amplifier X6 is grounded, an output end of the operational amplifier X6 is connected with a positive electrode of the diode D1, an output end of the operational amplifier X7 is connected with an in-phase input end of the comparator X5, and an output end of the comparator U5 in the output end of the comparator U5 is connected with an output end of the comparator U2 in the output of the comparator triggering circuit, and the output end of the comparator is provided with an output end of the comparator in the comparator is triggered by the comparator U1, and the comparator is connected with an output end of the comparator in the output end of the comparator circuit 2; VCC1 to VCC10 in the circuit are supply voltages of the circuit. The D trigger U2 can detect the alternating current peak time in real time by utilizing the sinusoidal alternating current peak time extraction circuit, latches the output signal of the comparator X5 in the undervoltage protection trigger signal circuit at the alternating current peak time, and only at the moment when the AND gate U1 outputs the pulse rising edge, the output end Q of the D trigger U2 can update the value of the comparator X5 at the moment when the AND gate U1 pulses rising edge, so that the problem that the detection response speed is too slow by utilizing low-pass rectification filtering such as RC (for providing the undervoltage protection signal, the undervoltage protection signal provides the rapid response speed) can be avoided. Application scene: in the fields of switching power supplies and the like, the under-voltage protection signal needs to be provided rapidly.
The foregoing is a further detailed description of the utility model in connection with specific/preferred embodiments, and it is not intended that the utility model be limited to such description. It will be apparent to those skilled in the art that several alternatives or modifications can be made to the described embodiments without departing from the spirit of the utility model, and these alternatives or modifications should be considered to be within the scope of the utility model. In the description of the present specification, reference to the terms "one embodiment," "some embodiments," "preferred embodiments," "examples," "specific examples," or "some examples," etc., means that a particular feature, structure, material, or characteristic described in connection with the embodiment or example is included in at least one embodiment or example of the utility model. In this specification, schematic representations of the above terms are not necessarily directed to the same embodiment or example. Furthermore, the particular features, structures, materials, or characteristics described may be combined in any suitable manner in any one or more embodiments or examples. Those skilled in the art may combine and combine the features of the different embodiments or examples described in this specification and of the different embodiments or examples without contradiction. Although embodiments of the present utility model and their advantages have been described in detail, it should be understood that various changes, substitutions and alterations can be made herein without departing from the scope of the utility model as defined by the appended claims.
Claims (10)
1. An ac peak time detection circuit, comprising: the output end of the adding circuit is connected with the input end of the differentiating circuit, and the output end of the differentiating circuit is connected with the input end of the sine peak time extracting circuit; the addition circuit is used for adding an input alternating current signal to obtain a sine waveform voltage signal with the voltage greater than 0V, the differential circuit is used for carrying out differential transformation on the sine waveform voltage signal to obtain a cosine waveform voltage signal, and the sine peak value moment extraction circuit is used for determining the moment corresponding to the central value of the cosine waveform amplitude range of the cosine waveform voltage signal and the moment corresponding to the peak value moment of the input sine waveform voltage signal.
2. The ac peak time detection circuit of claim 1, wherein the differentiating circuit is configured to phase shift the sine waveform voltage signal by pi/2 to obtain a cosine waveform voltage signal.
3. The ac peak moment detecting circuit according to claim 1, wherein the adding circuit comprises a resistor R3, a resistor R4, a resistor R5, a resistor R6, a voltage source V3, and an operational amplifier X1, wherein the input ends of the resistor R3 and the resistor R5 are used for receiving input ac signals, the output end of the resistor R3 is connected with the in-phase input end of the operational amplifier X1, the in-phase input end of the operational amplifier X1 is simultaneously connected with the input end of the resistor R4, the output end of the resistor R4 is connected with the inverting input end of the operational amplifier X1, the inverting input end of the operational amplifier X1 is simultaneously connected with the input end of the resistor R6, and the output end of the resistor R6 is connected with the output end of the operational amplifier X1.
4. The ac peak moment detecting circuit according to claim 3, wherein the differentiating circuit comprises an operational amplifier X2, a resistor R9, a resistor R7, and a capacitor C1, the input end of the resistor R9 is connected to the output end of the operational amplifier X1, the output end of the resistor R9 and the inverting input end of the operational amplifier X2 are respectively connected to two sides of the capacitor C1, the inverting input end of the operational amplifier X2 is simultaneously connected to the input end of the resistor R7, the output end of the resistor R7 is connected to the output end of the operational amplifier X2, and the non-inverting input end of the operational amplifier X2 is connected to the voltage source V3.
5. The ac peak time detection circuit according to claim 4, wherein the sinusoidal peak time extraction circuit comprises a voltage source V4, a voltage source V5, a comparator X3, a comparator X4, a gate U1, an inverting input terminal of the comparator X4 and a non-inverting input terminal of the comparator X3 are connected to the output terminal of the op-amp X2, the voltage source V4 is connected to the non-inverting input terminal of the comparator X4, the output terminal of the comparator X4 and the output terminal of the comparator X3 are connected to the gate U1, and the voltage source V5 is connected to the inverting input terminal of the comparator X3.
6. The ac peak timing detection circuit according to claim 5, wherein the voltage source V4 increases based on the voltage of the voltage source V3, and the voltage source V5 decreases based on the voltage of the voltage source V3, and the output pulse width of the and gate U1 can be adjusted, and the rising edge of the pulse is the sine peak voltage corresponding timing, i.e., the ac peak timing.
7. An ac peak time detection apparatus comprising an ac peak time detection circuit according to any one of claims 1 to 6.
8. An alternating current undervoltage response circuit is characterized by comprising an alternating current peak value moment detection circuit, a voltage reduction circuit, a lossless rectifying circuit and an undervoltage protection trigger signal circuit which are all described in any one of claims 1-6, wherein the input end of the voltage reduction circuit is connected with an alternating current output end, the output end of the voltage reduction circuit is simultaneously connected with the input end of the alternating current peak value moment detection circuit and the input end of the lossless rectifying circuit, the output end of the alternating current peak value moment detection circuit and the output end of the lossless rectifying circuit are simultaneously connected with the input end of the undervoltage protection trigger signal circuit, and the alternating current peak value moment detection circuit is used for obtaining alternating current peak value moment; the voltage reduction circuit is used for reducing voltage when the amplitude of the input sine waveform voltage signal exceeds the operational amplifier withstand voltage; the lossless rectifying circuit is used for mirroring the sine waveform voltage signal which is smaller than 0V after voltage reduction into the sine waveform voltage which is larger than 0V, and the undervoltage protection trigger signal circuit is used for providing a current input voltage overlow signal when the input voltage is overlow.
9. The ac undervoltage response circuit of claim 8, wherein the lossless rectification circuit comprises an operational amplifier X6, an operational amplifier X7, a resistor R15, a resistor R18, a resistor R19, a diode D1, and a diode D2, wherein an input end of the resistor R18 is connected with an input end of the operational amplifier X7 in phase, an output end of the resistor R18 is connected with an input end of the resistor R19 and an inverted input end of the operational amplifier X6, an output end of the resistor R19 is connected with an output end of the diode D1 and a cathode of the diode D2, an input end of the resistor R15 and an inverted input end of the operational amplifier X7 are connected, an input end of the operational amplifier X6 in phase is grounded, an output end of the operational amplifier X6 is connected with an anode of the diode D1, an output end of the operational amplifier X7 is connected with an anode of the diode D2, and an output end of the resistor R15 is grounded.
10. The ac undervoltage response circuit of claim 8, wherein the undervoltage protection trigger signal circuit comprises a comparator X5, a voltage source V6, and a D flip-flop U2, wherein the non-inverting input terminal of the comparator X5 is connected to the voltage source V6, the inverting input terminal of the comparator X5 is connected to the output terminal of the lossless rectifying circuit, the output terminal of the comparator X5 is simultaneously connected to the D terminal of the D flip-flop U2, the clock pin of the D flip-flop U2 is connected to the sine peak time extraction circuit, and the output terminal Q of the D flip-flop U2 outputs the undervoltage protection signal.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202320223318.0U CN219641806U (en) | 2023-02-15 | 2023-02-15 | Alternating current peak time detection circuit and device and alternating current undervoltage response circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202320223318.0U CN219641806U (en) | 2023-02-15 | 2023-02-15 | Alternating current peak time detection circuit and device and alternating current undervoltage response circuit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN219641806U true CN219641806U (en) | 2023-09-05 |
Family
ID=87816845
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202320223318.0U Active CN219641806U (en) | 2023-02-15 | 2023-02-15 | Alternating current peak time detection circuit and device and alternating current undervoltage response circuit |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN219641806U (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN117492396A (en) * | 2023-11-03 | 2024-02-02 | 广州技诺智能设备有限公司 | Water supply control circuit and system of coffee machine |
-
2023
- 2023-02-15 CN CN202320223318.0U patent/CN219641806U/en active Active
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN117492396A (en) * | 2023-11-03 | 2024-02-02 | 广州技诺智能设备有限公司 | Water supply control circuit and system of coffee machine |
| CN117492396B (en) * | 2023-11-03 | 2024-04-05 | 广州技诺智能设备有限公司 | Water supply control circuit and system of coffee machine |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101881794B (en) | AC line signal detection device and method and power supply device | |
| CN102594118B (en) | Boost PFC controller | |
| CN103490605B (en) | Isolated switch converter and controller and control method thereof | |
| CN219641806U (en) | Alternating current peak time detection circuit and device and alternating current undervoltage response circuit | |
| US8625319B2 (en) | Bridgeless PFC circuit for critical continuous current mode and controlling method thereof | |
| CN103269163B (en) | Isolated power circuit and control signal transmission circuit thereof and method | |
| WO2024007555A1 (en) | Excitation current lossless sampling circuit used for isolation converter | |
| CN103280963B (en) | A kind of PFC control circuit reducing power tube conducting power consumption | |
| CN210572481U (en) | Zero-crossing detection circuit | |
| CN103344816A (en) | Method and circuit for sampling peak value of alternating voltage and switch converter applying circuit | |
| CN110286262B (en) | Power frequency voltage zero crossing point detection method and system | |
| CN102594135B (en) | Boost PFC controller | |
| Stefanutti et al. | Digital control of single-phase power factor preregulators based on current and voltage sensing at switch terminals | |
| CN212305335U (en) | Zero crossing point carrier communication circuit | |
| CN203352426U (en) | Peak value sampling circuit of alternating voltage and switch converter applying same | |
| Shengyuan et al. | Instantaneous Value Sampling AC-DC Converter and its Application in Power Quantity Detection | |
| CN209267438U (en) | A kind of isolated DC Switching Power Supply of tape starting control | |
| CN103926477A (en) | Network voltage synchronous signal processing method | |
| CN104065249B (en) | Input voltage real-time sampling circuit and method suitable for secondary side control DC/DC converter | |
| CN111007770A (en) | Waveform generation and recovery system | |
| CN103560662B (en) | A kind of PFC control method and control device | |
| CN214591177U (en) | Alternating information detection circuit, power control circuit and water dispenser | |
| CN212518789U (en) | Single-cycle three-phase six-switch power factor correction modulator | |
| CN104660243A (en) | Method and device for converting small-amplitude alternating-current signal into direct-current signal | |
| Ramli et al. | A bidirectional high-frequency link inverter using center-tapped transformer |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GR01 | Patent grant | ||
| GR01 | Patent grant |