CN219554933U - Novel normalized charge amplifier - Google Patents
Novel normalized charge amplifier Download PDFInfo
- Publication number
- CN219554933U CN219554933U CN202223551600.6U CN202223551600U CN219554933U CN 219554933 U CN219554933 U CN 219554933U CN 202223551600 U CN202223551600 U CN 202223551600U CN 219554933 U CN219554933 U CN 219554933U
- Authority
- CN
- China
- Prior art keywords
- internal switch
- resistor
- nth
- charge amplifier
- switch
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000004590 computer program Methods 0.000 claims description 3
- 238000000034 method Methods 0.000 description 6
- 238000010606 normalization Methods 0.000 description 5
- 230000003321 amplification Effects 0.000 description 2
- 238000004364 calculation method Methods 0.000 description 2
- 238000006243 chemical reaction Methods 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 230000005669 field effect Effects 0.000 description 2
- 238000003199 nucleic acid amplification method Methods 0.000 description 2
- 230000004075 alteration Effects 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012544 monitoring process Methods 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
Classifications
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
- Y02E60/00—Enabling technologies; Technologies with a potential or indirect contribution to GHG emissions mitigation
- Y02E60/10—Energy storage using batteries
Landscapes
- Control Of Amplification And Gain Control (AREA)
- Amplifiers (AREA)
Abstract
The utility model discloses a novel normalized charge amplifier, which comprises an operational amplifier A, a feedback resistor Rf, a first internal switch S1, a second internal switch S2, a third internal switch S3, a first resistor R1, a second resistor R2, a third resistor R3, an nth internal switch Sn and an nth resistor Rn, wherein the resistance values presented by the closing of the first internal switch S1, the second internal switch S2, the third internal switch S3 and the nth internal switch Sn and the feedback resistor Rf form corresponding linear proportion. The utility model belongs to the technical field of charge amplifiers, and particularly provides a novel normalized charge amplifier which is finer to control a program-controlled normalized amplifying circuit, higher in D/A bit number, more accurate in normalized amplifying circuit precision, better in linearity, simpler and more convenient to operate and convenient to control.
Description
Technical Field
The utility model belongs to the technical field of charge amplifiers, and particularly relates to a novel normalized charge amplifier.
Background
The charge amplifier mainly comprises a high-gain reverse voltage amplifier and a capacitor negative feedback, and a MOSFET (semiconductor field effect transistor) or a JFET (junction field effect transistor) at an input end provides high insulation performance to ensure extremely low current leakage. The charge amplifier converts the charge generated by the piezoelectric sensor into a proportional voltage that is used as an input to the monitoring and control process.
As shown in fig. 1, the existing scheme changes the original manual switch switching resistor R into the program-controlled D/a converter for switching to realize the program-controlled normalization amplifying circuit, but in the actual operation process, the scheme has poor linearity and poor operability, and the problem of manually switching the switch is more.
Disclosure of Invention
Aiming at the situation, in order to overcome the defects of the prior art, the utility model provides the novel normalized charge amplifier which realizes the switching from S1, S2 and S3 to Sn internal switches through computer control, realizes the program-controlled normalized amplification effect, controls a program-controlled normalized amplification circuit more finely, has higher D/A bit number, has higher precision, has better linearity, is simpler and more convenient to operate and is convenient to control.
The technical scheme adopted by the utility model is as follows: the utility model discloses a novel normalized charge amplifier, which comprises an operational amplifier A, a feedback resistor Rf, a first internal switch S1, a second internal switch S2, a third internal switch S3, a first resistor R1, a second resistor R2 and a third resistor R3, wherein the first internal switch S1 is connected with the first resistor R1 in series, the second internal switch S2 is connected with the second resistor R2 in series, the third internal switch S3 is connected with the third resistor R3 in series, the first internal switch S1 connected with the first resistor in series, the second internal switch S2 connected with the second resistor R2 in series and the third internal switch S3 connected with the third resistor R3 in series are connected with each other in parallel and are integrated with the inverting input end of the operational amplifier A, and the feedback resistor Rf is connected between the inverting input end and the output end of the operational amplifier A.
Further, the novel normalized charge amplifier further comprises an nth internal switch Sn and an nth resistor Rn, wherein n is a natural number greater than 3, the nth internal switch Sn is connected in series with the nth resistor Rn, and after the nth internal switch Sn is connected in series with the nth resistor Rn, the nth internal switch Sn is connected in parallel with a first internal switch S1 and the first resistor R1 which are connected in series and is combined into an inverting input end of the operational amplifier a.
Further, the switching of the first internal switch S1, the second internal switch S2, the third internal switch S3, and the nth internal switch Sn is implemented by a computer program.
Further, the resistance values presented by the closing of the first internal switch S1, the second internal switch S2, the third internal switch S3 and the nth internal switch Sn switch and the feedback resistor Rf form a corresponding linear proportion, and the calculation formula of the circuit is as follows。
The novel normalized charge amplifier adopting the structure has the following beneficial effects:
1. the utility model controls the program-controlled normalization amplifying circuit more finely, the higher the D/A bit number is, the more accurate the normalization amplifying circuit is, and the better the linearity is.
2. The switching from S1, S2 and S3 to the Sn internal switch is realized through computer control, so that the program-controlled normalization amplifying circuit is realized, and the operation is simpler and more convenient and the control is convenient.
Drawings
FIG. 1 is a schematic diagram of a circuit configuration of a charge amplifier according to the prior art;
fig. 2 is a schematic diagram of a circuit composition of a novel normalized charge amplifier according to the present disclosure.
The accompanying drawings are included to provide a further understanding of the utility model and are incorporated in and constitute a part of this specification, illustrate the utility model and together with the embodiments of the utility model, serve to explain the utility model.
Detailed Description
The following description of the embodiments of the present utility model will be made clearly and fully with reference to the accompanying drawings, in which it is evident that the embodiments described are only some, but not all embodiments of the utility model; all other embodiments, which can be made by those skilled in the art based on the embodiments of the utility model without making any inventive effort, are intended to be within the scope of the utility model.
As shown in fig. 2, the novel normalized charge amplifier of the present utility model comprises an operational amplifier a, a feedback resistor Rf, a first internal switch S1, a second internal switch S2, a third internal switch S3, a first resistor R1, a second resistor R2, and a third resistor R3, wherein the first internal switch S1 is connected in series with the first resistor R1, the second internal switch S2 is connected in series with the second resistor R2, the third internal switch S3 is connected in series with the third resistor R3, the first internal switch S1 connected in series with the first resistor, the second internal switch S2 connected in series with the second resistor R2, and the third internal switch S3 connected in series with the third resistor R3 are connected in parallel and incorporated into an inverting input terminal of the operational amplifier a, and the feedback resistor Rf is connected between the inverting input terminal and the output terminal of the operational amplifier a.
As a preferred scheme, the novel normalized charge amplifier further comprises an nth internal switch Sn and an nth resistor Rn, wherein n is a natural number greater than 3, the nth internal switch Sn is connected in series with the nth resistor Rn, and after the nth internal switch Sn is connected in series with the nth resistor Rn, the nth internal switch Sn is connected in parallel with a first internal switch S1 and a first resistor R1 which are connected in series and is combined into an inverting input end of the operational amplifier a.
In this embodiment, the switching of the first internal switch S1, the second internal switch S2, the third internal switch S3, and the nth internal switch Sn is implemented by a computer program.
The resistance values presented by the closing of the first internal switch S1, the second internal switch S2, the third internal switch S3 and the nth internal switch Sn switch and the feedback resistor Rf form a corresponding linear proportion, and the program-controlled normalization circuit formed by the D/a conversion circuit and the feedback resistor Rf controls the resistance values presented by the D/a conversion circuit and the feedback resistor Rf to form a corresponding linear proportion through a program.
The calculation formula of the circuit is as follows:。
when switch S1 is closed, the gain is-1; when the switch S2 is closed, the gain is-1.01; sequentially estimating downwards.
It is noted that relational terms such as first and second, and the like are used solely to distinguish one entity or action from another entity or action without necessarily requiring or implying any actual such relationship or order between such entities or actions. Moreover, the terms "comprises," "comprising," or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process, method, article, or apparatus.
Although embodiments of the present utility model have been shown and described, it will be understood by those skilled in the art that various changes, modifications, substitutions and alterations can be made therein without departing from the principles and spirit of the utility model, the scope of which is defined in the appended claims and their equivalents.
The utility model and its embodiments have been described above with no limitation, and the actual construction is not limited to the embodiments of the utility model as shown in the drawings. In summary, if one of ordinary skill in the art is informed by this disclosure, a structural manner and an embodiment similar to the technical solution should not be creatively devised without departing from the gist of the present utility model.
Claims (4)
1. A novel normalized charge amplifier, characterized by: the feedback resistor Rf is connected between an inverting input end and an output end of the operational amplifier A, wherein the first internal switch S1, the first resistor R1, the second resistor R2 and the third resistor R3 which are connected in series are connected in parallel and are integrated into the inverting input end of the operational amplifier A, and the feedback resistor Rf is connected between the inverting input end and the output end of the operational amplifier A.
2. A novel normalized charge amplifier according to claim 1, characterized in that: the novel normalized charge amplifier further comprises an nth internal switch Sn and an nth resistor Rn, n is a natural number larger than 3, the nth internal switch Sn is connected with the nth resistor Rn in series, and the nth internal switch Sn and the nth resistor Rn are connected in series and then are connected with a first internal switch S1 and a first resistor R1 which are connected in series in parallel to be combined into an inverted input end of the operational amplifier A.
3. A novel normalized charge amplifier according to claim 2, characterized in that: the switching of the first internal switch S1, the second internal switch S2, the third internal switch S3, and the nth internal switch Sn is realized by a computer program.
4. A novel normalized charge amplifier according to claim 3, characterized in that: the resistance values presented by the closing of the first internal switch S1, the second internal switch S2, the third internal switch S3 and the nth internal switch Sn switch and the feedback resistor Rf form corresponding linear proportion, and the relation formula of the output voltage and the input voltage is shown as formula (1):
in the formula (1), n is a natural number greater than 3.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202223551600.6U CN219554933U (en) | 2022-12-30 | 2022-12-30 | Novel normalized charge amplifier |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202223551600.6U CN219554933U (en) | 2022-12-30 | 2022-12-30 | Novel normalized charge amplifier |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN219554933U true CN219554933U (en) | 2023-08-18 |
Family
ID=87704099
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202223551600.6U Active CN219554933U (en) | 2022-12-30 | 2022-12-30 | Novel normalized charge amplifier |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN219554933U (en) |
-
2022
- 2022-12-30 CN CN202223551600.6U patent/CN219554933U/en active Active
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102916660B (en) | High frequency circuit and high frequency module | |
| CN100593910C (en) | A low power consumption comparator with mistuning calibration function | |
| WO2022179195A1 (en) | Bias circuit and amplifier | |
| CN101471632A (en) | Self-biased low-voltage operational transconductance amplifier circuit with controllable loop gain | |
| CN102651633B (en) | Noise current feed-forward type noise cancellation circuit | |
| CN105743454A (en) | Binary weighted linear-in-dB switch resistor type CMOS programmable gain amplifier | |
| CN116301162A (en) | Parallel voltage stabilizer suitable for compatible sampling of loop current source | |
| CN219554933U (en) | Novel normalized charge amplifier | |
| CN109683649B (en) | Constant current circuit | |
| CN103107791B (en) | Gain linear variable gain amplifier with constant bandwidth | |
| CN111416623B (en) | Low-offset wide-range comparator circuit based on fish swarm algorithm | |
| Bahubalindruni et al. | High-gain amplifier with n-type transistors | |
| CN100471050C (en) | Lower voltage conductor-spanning amplifier capable of improving the linearity and input range | |
| Nguyen et al. | 84 dB 5.2 mA digitally-controlled variable gain amplifier | |
| CN105871340B (en) | A kind of CMOS quadrature mixer circuit of gain with temperature positive slope variation | |
| CN202634367U (en) | Logarithmic amplifier with temperature compensation function | |
| CN104104345A (en) | Low-noise microphone input amplifier | |
| JPH07212144A (en) | High frequency amplifier | |
| CN103226460A (en) | Multichannel analogue multiply-divide arithmetic circuit | |
| CN210431390U (en) | Buffer type analog-to-digital converter and integrated circuit | |
| CN208723862U (en) | A kind of common source and common grid amplifier system of gain suppression | |
| CN203406838U (en) | Novel index variable gain amplification circuit | |
| CN207752400U (en) | A kind of compensation circuit for reference voltage source | |
| CN109560816B (en) | Improved operational amplifier circuit suitable for 12-bit low-power-consumption pipelined ADC | |
| CN219145352U (en) | Novel range switching circuit of charge amplifier |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GR01 | Patent grant | ||
| GR01 | Patent grant |