CN218412740U - Insert detection circuitry and fill equipment soon - Google Patents
Insert detection circuitry and fill equipment soon Download PDFInfo
- Publication number
- CN218412740U CN218412740U CN202222065052.XU CN202222065052U CN218412740U CN 218412740 U CN218412740 U CN 218412740U CN 202222065052 U CN202222065052 U CN 202222065052U CN 218412740 U CN218412740 U CN 218412740U
- Authority
- CN
- China
- Prior art keywords
- resistor
- sampling
- detection circuit
- insertion detection
- switch
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Landscapes
- Charge And Discharge Circuits For Batteries Or The Like (AREA)
Abstract
The application discloses insert detection circuitry and fill equipment soon, insert detection circuitry integration in filling equipment soon, include: the sampling module is connected between the charging end and the grounding end and used for acquiring sampling voltage representing the voltage at the charging end; a reference voltage generating module connected between a power terminal and a ground terminal for generating a reference voltage; a comparator for generating an insertion detection signal based on the sampling voltage and the reference voltage; the insertion detection signal is used for representing whether a powered device is connected to the charging end or not. The utility model provides an insert detection circuitry, integrated in filling equipment soon, the integrated level is high, and is with low costs.
Description
Technical Field
The utility model relates to a quick charge technical field, more specifically relates to an insert detection circuitry and fill equipment soon.
Background
With the continuous development of the fast charging technology, the fast charging function is also increasingly applied to various electronic devices (called fast charging devices for short). In the fast charging device, the insertion detection circuit can detect whether the powered device is connected. Since the specifications of the power receiving equipment, the characteristic impedance, and the characteristic impedance of the wire are different from each other, the insertion detection circuit needs to have good compatibility.
The existing insertion detection circuit is arranged outside the fast charging equipment and interacts with a comparator or an analog-to-digital converter (ADC) on the fast charging equipment to detect whether the powered equipment is accessed. However, the integration level of the existing insertion detection circuit is high in cost, and the sampling resistor and the sampling capacitor are easily influenced by temperature, so that the sampling precision is influenced, and further the detection result is influenced.
SUMMERY OF THE UTILITY MODEL
In view of the above problems, an object of the present invention is to provide an insertion detection circuit and a quick charging device.
According to the utility model discloses an aspect provides an insert detection circuitry, and is integrated in filling equipment soon, include: the sampling module is connected between the charging end and the grounding end and used for acquiring sampling voltage representing the voltage at the charging end; a reference voltage generating module connected between a power terminal and a ground terminal for generating a reference voltage; a comparator for generating an insertion detection signal based on the sampling voltage and the reference voltage; the insertion detection signal is used for representing whether a powered device is connected to the charging end.
Preferably, the reference voltage is a sampling voltage representing the voltage at the charging terminal when the charging terminal is not connected to the powered device.
Preferably, the insertion detection circuit is further turned on or off according to an enable signal.
Preferably, the insertion detection circuit is activated when the enable signal is at an active level; when the enable signal is at an inactive level, the insertion detection circuit is turned off.
Preferably, the sampling module comprises a first sampling resistor, a second sampling resistor and a first switch, wherein the first sampling resistor, the second sampling resistor and the first switch are connected in series between the charging terminal and the ground terminal; a node between the first sampling resistor and the second sampling resistor outputs a sampling voltage; the control terminal of the first switch receives the enable signal.
Preferably, when the enable signal is at an active level, the first switch is turned on; when the enable signal is at an inactive level, the first switch is turned off.
Preferably, the reference voltage generating module includes: the isolation unit is connected between the power supply end and the virtual charging end and used for controlling the connection and disconnection between the power supply end and the virtual charging end according to the enabling signal; wherein the virtual charging terminal is not accessed by a powered device; the sampling unit is connected between the virtual charging end and the grounding end and used for outputting a reference voltage; the isolation unit is matched with the impedance of an isolation circuit of the quick charging device, and the sampling unit is matched with the impedance of the sampling module.
Preferably, the isolation unit includes: the fourth switching tube, the fifth switching tube, the sixth switching tube, the fourth resistor, the fifth resistor and the sixth resistor; the fourth switching tube, the fifth switching tube and the fourth resistor are connected in series between the power supply end and the charging end; the fifth resistor, the sixth resistor and the sixth switching tube are connected in series between a node between the fourth switching tube and the fifth switching tube and a ground terminal; the control ends of the fourth switching tube and the fifth switching tube are connected with a node between the fifth resistor and the sixth resistor; the control end of the sixth switching tube receives the enabling signal.
Preferably, when the enable signal is at an active level, the sixth switching tube is turned on, and the fourth switching tube and the fifth switching tube are turned on; when the enable signal is at an invalid level, the sixth switching tube is turned off, and the fourth switching tube and the fifth switching tube are turned off.
Preferably, the sampling unit includes a third sampling resistor, a fourth sampling resistor, and a second switch, wherein the third sampling resistor, the fourth sampling resistor, and the second switch are connected in series between a virtual charging terminal and a ground terminal; a node between the third sampling resistor and the fourth sampling resistor outputs a reference voltage; the control terminal of the second switch receives the enable signal.
Preferably, when the enable signal is at an active level, the second switch is turned on; when the enable signal is at an inactive level, the second switch is turned off.
Preferably, the insertion detection circuit further includes: and the offset voltage generation module is connected between the reference voltage generation module and the comparator and used for generating offset voltage according to the offset control signal.
Preferably, the offset voltage generating module includes: a bias unit for generating a bias current; and the offset voltage generation unit is used for mirroring the bias current to the reference voltage generation module according to a plurality of offset control signals so as to generate an offset voltage.
Preferably, the offset voltage generating unit includes a plurality of current mirror units, each of which includes a current branch and a mirror branch, wherein the plurality of current mirror units share the same current branch, and the mirror branch mirrors the bias current according to a corresponding offset control signal to generate the output current.
According to the utility model discloses an on the other hand provides a fill equipment soon, include: the isolation circuit is connected between the power supply end and the charging end and used for controlling the connection and disconnection between the power supply end and the charging end according to the enabling signal; the insertion detection circuit described above.
Preferably, when the detection circuit is started, the isolation circuit is conducted to enable the power supply end to supply power to the charging end; when the detection circuit is closed, the isolation circuit is turned off to isolate the charging terminal from the power supply terminal.
Preferably, the isolation circuit comprises a first switch tube, a second switch tube, a third switch tube, a first resistor, a second resistor and a third resistor; the first switch tube, the second switch tube and the first resistor are connected in series between a power supply end and a charging end; the second resistor, the third resistor and the third switch tube are connected in series between a node between the first switch tube and the second switch tube and a ground end GND; the control ends of the first switch tube and the second switch tube are connected with a node between the second resistor and the third resistor; the control end of the third switching tube receives the enabling signal.
The utility model provides an insert detection circuitry, integrated in filling equipment soon, the integrated level is high, and is with low costs.
Furthermore, the quick charging equipment can switch the insertion detection mode and the quick charging mode according to the enabling signal, and the insertion detection and the quick charging process are alternately carried out.
Furthermore, the quick charging device is inserted into the detection circuit to be closed in the quick charging mode, and the insertion detection is carried out when the external device is not inserted, so that the enabling signal interval preset time is switched to be effective, and the power consumption can be reduced.
Furthermore, the insertion detection circuit compares the difference value between the sampling voltage and the offset voltage with the reference voltage to judge whether the powered device is connected to the charging end, so that the detection precision of the insertion detection circuit can be improved.
Furthermore, different control signals generate different offset voltages, so that the compatibility of the insertion detection circuit can be improved.
Drawings
The above and other objects, features and advantages of the present invention will become more apparent from the following description of the embodiments of the present invention with reference to the accompanying drawings, in which:
FIG. 1 shows a circuit diagram of a prior art insertion detection circuit;
fig. 2 shows a schematic circuit diagram of a quick charging device provided according to a first embodiment of the present invention;
fig. 3 shows a schematic circuit diagram of a quick charging device according to a second embodiment of the present invention;
fig. 4 shows a circuit diagram of a first isolation module according to an embodiment of the invention;
fig. 5 shows a circuit diagram of a second isolation module according to an embodiment of the invention;
fig. 6 shows a circuit diagram of an offset voltage generating module according to an embodiment of the present invention.
Detailed Description
Various embodiments of the present invention will be described in more detail below with reference to the accompanying drawings. Like elements in the various figures are denoted by the same or similar reference numerals. For purposes of clarity, the various features in the drawings are not necessarily drawn to scale.
The following detailed description of the embodiments of the present invention is provided with reference to the accompanying drawings and examples.
Fig. 1 shows a circuit diagram of an insertion detection circuit in the prior art. As shown in fig. 1, the insertion detection circuit 110 includes a first resistor Rs1, a second resistor Rs2, and a switching tube M0. The first resistor Rs1, the second resistor Rs2 and the switching tube M0 are connected in series between the charging terminal S1 and the ground terminal GND of the fast charging device 100. A node between the first resistor Rs1 and the second resistor Rs2 outputs the sampling voltage Vs.
An analog-to-digital converter (ADC) of the fast charging device 100 is connected with a node between the first resistor Rs1 and the second resistor Rs2, and analog-to-digital conversion is performed on the sampling voltage Vs; the sampling capacitor C is connected between a node between the first resistor Rs1 and the second resistor Rs2 and the ground GND.
The impedance of the power receiving apparatus 200 may be equivalent to the cable impedance Rca and the characteristic impedance Rch. When the charging terminal S1 of the fast charging apparatus 100 is connected to the power receiving apparatus 200 to charge the power receiving apparatus 200, the cable impedance Rca and the characteristic impedance Rch are connected in parallel between the charging terminal S1 and the ground terminal GND.
Since the change in the magnitude of the sampling voltage Vs causes a change in the digital signal output by the analog-to-digital converter (ADC), whether the power receiving apparatus 200 is connected to the charging terminal S1 can be determined according to the change in the magnitude of the digital signal corresponding to the sampling voltage Vs. However, the insertion detection circuit in the prior art is arranged outside the quick charging device 100, the integration level is low, the cost is high, and the sampling resistors Rs1 and Rs2 and the sampling capacitor C are easily affected by the temperature, so that the temperature drift is affected, and the detection result is affected.
Fig. 2 shows a schematic circuit diagram of a fast charging device according to a first embodiment of the present invention. Referring to fig. 2, the insertion detection circuit 120 is integrated into the fast charging device 100, and the fast charging device 100 includes the insertion detection circuit 120 and the isolation circuit 110 between the power supply terminal VDD and the charging terminal S1.
The isolation circuit 110 is connected between the power supply terminal VDD and the charging terminal S1, and controls the connection and disconnection between the power supply terminal VDD and the charging terminal S1 according to the enable signal EN.
Referring to fig. 4, the isolation circuit 110 includes a first switch M1, a second switch M2, a third switch M3, a first resistor R1, a second resistor R2, and a third resistor R3. The first switch tube M1, the second switch tube M2 and the first resistor R1 are connected in series between the power supply terminal VDD and the charging terminal S1. The second resistor R2, the third resistor R3 and the third switching tube M3 are connected in series between a node A1 between the first switching tube M1 and the second switching tube M2 and the ground GND. The control ends of the first switch tube M1 and the second switch tube M2 are connected with a node A2 between the second resistor R2 and the third resistor R3. The control terminal of the third switch M3 receives the enable signal EN.
When the enable signal EN is at an active level, the insertion detection circuit 120 is activated, the fast charging device 100 is in an insertion detection mode, the third switching tube M3 is turned on, and the voltage at the node A2 is applied
Thus V A2 -V A1 >Vth1 and V A2 -V A1 >Vth2, so that the first switching tube M1 and the second switching tube M2 are turned on, the first switching tube M1 and the second switching tube M2 can be equivalent to a switching tube with impedance Ron1, and at this time, the power supply end VDD supplies power to the charging end S1. When the enable signal EN is at an invalid level, the plug-in detection circuit 120 is turned off, the quick charging device is in a quick charging mode, the third switching tube M3 is turned off, the voltage of the node A2 is the same as that of the node A1, the first switching tube M1 and the second switching tube M2 are turned off, the charging terminal S1 is isolated from the power supply terminal VDD, and the charging terminal S1 is prevented from flowing back to the power supply terminal VDD due to high voltage in the quick charging mode.
The insertion detection circuit 120 obtains a sampling voltage Vs representing a voltage at the charging terminal S1, and compares the sampling voltage Vs with a reference voltage Vref to determine whether the charging terminal is connected to a powered device.
The reference voltage Vref is a sampling voltage representing the voltage at the charging terminal when the charging terminal is not connected to the powered device.
In a preferred embodiment, the insertion detection circuit 120 is further enabled or disabled according to an enable signal EN.
Specifically, when the enable signal is at an active level (e.g., high level), the insertion detection circuit 120 is activated to perform insertion detection; when the enable signal is at an inactive level (e.g., low), the insertion detection circuit 120 is turned off. Thus, the insertion detection and the quick charging process can be performed alternately.
When the detection circuit 120 is activated, the isolation circuit 110 is turned on to supply power from the power supply terminal VDD to the charging terminal S1; when the detection circuit 120 is turned off, the isolation circuit 110 is turned off to isolate the charging terminal S1 from the power supply terminal VDD, so as to prevent the charging terminal S1 from flowing back to the power supply terminal VDD at a high voltage in the fast charging mode.
In this implementation, the insertion detection circuit 120 includes a sampling module 121, a reference voltage generation module 122, and a comparator 123.
The sampling module 121 is connected between the charging terminal S1 and the ground terminal GND, and is configured to obtain a sampling voltage Vs representing a voltage at the charging terminal S1.
In this embodiment, the sampling module 121 includes a first sampling resistor Rs1, a second sampling resistor Rs2, and a first switch K1. The first and second sampling resistors Rs1 and Rs2 and the first switch K1 are connected in series between the charging terminal S1 and the ground terminal GND. A node between the first sampling resistor Rs1 and the second sampling resistor Rs2 outputs the sampling voltage Vs. The control terminal of the first switch K1 receives the enable signal EN. The first switch K1 is a general switch or a switching transistor, but is not limited thereto. Preferably, the first switch K1 is a MOS transistor.
When the enable signal is at an active level (e.g., at a high level), the first switch K1 is turned on; when the enable signal is at an inactive level (e.g., low level), the first switch K1 is turned off.
The reference voltage module 122 is connected between a power terminal VDD and a ground terminal GND, and configured to generate a reference voltage Vref, where the reference voltage Vref is a sampling voltage representing a voltage at the charging terminal S1 when the charging terminal S1 is not connected to the powered device.
In this embodiment, the reference voltage module 122 includes an isolating unit 1221 and a sampling unit 1222, wherein the isolating unit 1221 and the sampling unit are connected in series between a power terminal VDD and a ground terminal GND. The isolating unit 1221 is connected between the power end VDD and the virtual charging end S2, and configured to control on and off between the power end VDD and the virtual charging end S2 according to the enable signal EN, where the virtual charging end S2 does not access the powered device. The sampling unit 1222 is connected between the dummy charging terminal S2 and the ground terminal GND, and generates a reference voltage Vref.
In this embodiment, since the reference voltage Vref is a sampling voltage Vs of the charging terminal S1 when no powered device is connected, the isolation unit 1221 is impedance matched to the isolation circuit 110, and the sampling unit 1222 is impedance matched to the sampling module 121, in an ideal case, when S1 has no device connected, the divided sampling voltages of S2 and S1 are the same, so that the reference voltage Vref is a sampling voltage representing the voltage at the charging terminal S1 when the charging terminal S1 is not connected to a powered device.
Referring to fig. 5, the isolation unit 1221 includes a fourth switching tube M4, a fifth switching tube M5, a sixth switching tube M6, a fourth resistor R4, a fifth resistor R5, and a sixth resistor R6. The fourth switching tube M4, the fifth switching tube M5 and the fourth resistor R4 are connected in series between the power supply terminal VDD and the charging terminal S1. The fifth resistor R5, the sixth resistor R6 and the sixth switching tube M6 are connected in series between the node A3 between the fourth switching tube M4 and the fifth switching tube M5 and the ground GND. The control ends of the fourth switching tube M4 and the fifth switching tube M5 are connected with a node A4 between the fifth resistor R5 and the sixth resistor R6. The control terminal of the sixth switching tube M6 receives the enable signal EN.
When the enable signal EN is at an active level, the insertion detection circuit 120 is activated, the fast charging device 100 is in an insertion detection mode, the sixth switching tube M6 is turned on, and the voltage of the node A4 is applied
Thus V A4 -V A3 >Vth4 and V A2 -V A1 >Vth5, so that the fourth switching tube M4 and the fifth switching tube M5 are turned on, and the fourth switching tube M4 and the fifth switching tube M5 can be equivalent to a switching tube with an impedance Ron2, at this time, the power supply end VDDAnd supplying power to the virtual charging terminal S2. When the enable signal EN is at an invalid level, the plug-in detection circuit 120 is turned off, the fast charging device is in a fast charging mode, the sixth switching tube M6 is turned off, the voltage of the node A4 is the same as that of the node A3, the fourth switching tube M4 and the fifth switching tube M5 are turned off, the virtual charging terminal S2 is isolated from the power supply terminal VDD, and the virtual charging terminal S2 is prevented from flowing back to the power supply terminal VDD due to high voltage in the fast charging mode.
The sampling unit 1222 includes a third sampling resistor Rs3, a fourth sampling resistor Rs4, and a second switch K2, and the third and fourth sampling resistors Rs3 and Rs4 and the second switch K2 are connected in series between the charging terminal S1 and the ground terminal GND. A node between the third sampling resistor Rs3 and the fourth sampling resistor Rs4 outputs the sampling voltage Vs. The control terminal of the second switch K2 receives the enable signal EN. The second switch K2 is a general switch or a switching transistor, but is not limited thereto. Preferably, the second switch K2 is a MOS transistor.
When the enable signal is at an active level (e.g., at a high level), the second switch K2 is turned on; when the enable signal is at an inactive level (e.g., low level), the second switch K2 is turned off.
When the charging terminal S1 is not accessed by a powered device, the sampling voltage Vs = VDD × (Rs 2+ Rk 1)/(Ron 1+ Rs2+ R1+ Rk 1), where Rk1 is the impedance of the first switch K1, ron1 is the equivalent impedance of the first switch tube M1 and the second switch tube M2, rs1 is the impedance of the first sampling resistor, rs2 is the impedance of the second sampling resistor, and R1 is the impedance of the first resistor.
Since the virtual charging terminal S2 is not connected to the powered device, the reference voltage Vref = VDD × (Rs 4+ Rk 2)/(Ron 2+ Rs3+ Rs4+ R4+ Rk 2), where Rk2 is the impedance of the second switch K2, ron2 is the equivalent impedance of the fourth switching tube M4 and the fifth switching tube M5, rs3 is the impedance of the third sampling resistor, rs4 is the impedance of the fourth sampling resistor, and R4 is the impedance of the fourth resistor.
When a powered device is connected to the charging terminal S1, the sampling voltage Vs = VDD × RO1 (Rs 2+ Rk 1)/((Ron 1+ RO1+ R1) × (Rs 1+ Rs2+ R1+ Rk 1)),
where RO1= (ROUT: (Rs 1+ Rs2+ Rk 1))/ROUT + Rs1+ Rs2+ Rk1, ROUT is the equivalent impedance of the external powered device. The isolation unit 1221 is matched to the impedance of the isolation circuit 110, and the sampling unit 1222 is matched to the impedance of the sampling module 121, i.e., ron1= Ron2, R1= R4, R2= R5, and R3= R6.
And a comparator 123, configured to compare the sampled voltage with a reference voltage and output an insertion detection signal, where the insertion detection signal is used to indicate whether a powered device is connected to the charging terminal.
In this embodiment, the comparator 123 includes a first input terminal, a second input terminal, and an output terminal; the first input terminal receives a sampling voltage Vs, the second input terminal receives a reference voltage Vref, and the output terminal outputs an insertion detection signal Do. The first input terminal is an inverting input terminal, and the second input terminal is a non-inverting input terminal, but the present invention is not limited thereto.
When the sampling voltage Vs is less than the reference voltage Vref (i.e. Vs < Vref), the insertion detection signal Do is at an active level (e.g. at a high level), indicating that a powered device is connected to the charging terminal S1; when the sampling voltage Vs is greater than or equal to the reference voltage Vref (i.e., vs ≧ Vref), the insertion detection signal Do is at an invalid level (e.g., a low level), which indicates that the charging terminal S1 is not connected to the power receiving device.
The utility model provides an insert detection circuitry, integrated filling the equipment soon, the integrated level is high, and is with low costs.
Furthermore, the quick charging equipment can switch an insertion detection mode and a quick charging mode according to the enabling signal, and insertion detection and quick charging processes are carried out alternately.
Furthermore, the quick charging device is inserted into the detection circuit to be closed in the quick charging mode, and the insertion detection is carried out when the external device is not inserted, so that the enabling signal interval preset time is switched to be effective, and the power consumption can be reduced.
Fig. 3 shows a schematic circuit diagram of a fast charging device according to a second embodiment of the present invention. Compared to the first embodiment, the insertion detection circuit 120 of the present embodiment further includes an offset voltage generation module 124.
In this embodiment, the offset voltage generating module 124 is connected between the reference voltage generating module 122 and the comparator 123, and generates the offset voltage Voffset according to the offset control signal.
A second input terminal of the comparator 123 receives a difference between the reference voltage Vref and the offset voltage Voffset.
In this embodiment, different offset control signals may generate different offset voltages Voffset, which may enhance the compatibility of the insertion detection circuit 120. The suitable offset voltage can be selected according to different external powered devices so as to improve the compatibility of the insertion detection circuit.
When the sampling voltage Vs is smaller than the difference between the reference voltage Vref and the offset voltage Voffset (i.e. Vs < Vref-Voffset), the insertion detection signal Do is at an active level (e.g. high level) indicating that the charging terminal S1 is accessed by a powered device; when the sampling voltage Vs is greater than or equal to the difference between the reference voltage Vref and the offset voltage Voffset (i.e., vs ≧ Vref-Voffset), the insertion detection signal Do is at an invalid level (e.g., low level), indicating that the charging terminal S1 is not connected to the power receiving device.
In the present embodiment, referring to fig. 6, the offset voltage generating module 124 includes a bias unit 1241 and an offset voltage generating unit 1242, wherein the offset voltage generating unit is composed of a plurality of current mirrors.
The bias unit 1241 is used to generate a bias current Ib. The offset voltage generating unit 1242 mirrors the offset current Ib to the reference voltage generating module according to a plurality of offset control signals to generate the offset voltage Voffset. For example, the offset current Ib is mirrored to the third sampling resistor Rs3 and the isolation unit in the reference voltage generation module to generate the offset voltage Voffset.
Specifically, the offset voltage unit 1242 includes a plurality of current mirror units, each of which includes a current branch and a mirror branch, wherein the current mirror units share the same current branch, and the mirror branch mirrors the bias current according to a corresponding offset control signal VCTL to generate the output current Iout. For example, N current mirrors are respectively controlled by N offset control signals VCTL1, VCTL2, VCTL3, VCTL4, and VCTLN, so as to generate output currents Iout with different magnitudes; the output current Iout is superposed on the third sampling resistor Rs3 and the isolation unitThe voltage of (1) is offset voltage Voffset, offset = Iout (Rs 3+ Ron 2), where Iout is the magnitude of the current output by the current mirror unit, rs3 is the resistance of the third sampling resistor, and Ron2 is the equivalent impedance of the isolation unit. Thus, the voltage input to the comparator is Vref-Voffset = VDD × (Rs 4+ Rk 2)/(Ron 2+ Rs3+ Rs4+ R4+ Rk 2) -Iout × (Rs 3+ Ron 2); iout = (W/L) out /(W/L) 0 * Ib, wherein Ib is bias current, and W/L is the width-to-length ratio of the corresponding current mirror MOS tube. The power supply rejection ratio of the current mirror unit is usually very large, the current I changes very little with the voltage, and the third sampling resistor Rs3 does not change with the operating voltage so that the offset voltage Voffset changes very little with the voltage.
Wherein the offset voltage unit 1242 includes seventh to fifteenth transistors (M7-M15), wherein the seventh transistor M7 is connected in series between the bias unit 1241 and the ground terminal. The first current mirror branch comprises an eighth transistor M8 and a ninth transistor M9, the eighth transistor M8 and the ninth transistor M9 are connected in series between the output current Iout and the ground terminal, and the control terminals of the seventh transistor M7 and the ninth transistor M9 are both connected with the bias unit 1241; a control terminal of the eighth transistor M8 receives the first offset control signal VCTL1. The second current mirror branch comprises a tenth transistor M10 and an eleventh transistor M11, the tenth transistor M10 and the eleventh transistor M11 are connected in series between the output current Iout and the ground terminal, and the control terminals of the seventh transistor M7 and the eleventh transistor M11 are both connected with the bias unit 1241; a control terminal of the tenth transistor M10 receives the second offset control signal VCTL2. The third current mirror branch comprises a twelfth transistor M12 and a thirteenth transistor M13, the twelfth transistor M12 and the thirteenth transistor M13 are connected in series between the output current Iout and the ground terminal, and the control terminals of the seventh transistor M7 and the thirteenth transistor M13 are both connected with the bias unit 1241; a control terminal of the twelfth transistor M12 receives the third offset control signal VCTL3. The fourth current mirror branch comprises a fourteenth transistor M14 and a fifteenth transistor M15, the fourteenth transistor M14 and the fifteenth transistor M15 are connected in series between the output current Iout and the ground terminal, and the control terminals of the seventh transistor M7 and the fifteenth transistor M15 are both connected with the bias unit 1241; a control terminal of the fourteenth transistor M14 receives the fourth offset control signal VCTL4. In the present embodiment, 4 current mirror branches are taken as an example for explanation, but the present invention is not limited to this.
The offset current Ib may have the same temperature characteristics as the third sampling resistor Rs3 so as to cancel the influence of the temperature characteristics of the third sampling resistor Rs3, i.e., I = (V/KRs 3) Voffset = (V/KRs 3) × Rs3= V/K, V is a low temperature coefficient reference voltage in the chip, and K is a programmable constant normally-passing resistor. In the example, it is a multiple of the current mirror or the bias current I and the third sampling resistor Rs3 both adopt low temperature coefficients. Therefore, the detection circuit can be inserted, the influence of temperature is small, and the detection precision is high.
The rest of this embodiment is the same as the first embodiment, and is not described herein again.
Compared with the first embodiment, the insertion detection circuit and the fast charging device provided by the embodiment compare the difference value between the sampling voltage and the reference voltage and the offset voltage to judge whether the powered device is connected to the charging terminal, so that the detection accuracy of the insertion detection circuit can be improved.
Furthermore, different offset control signals generate different offset voltages, so that the compatibility of the access detection circuit can be improved.
In accordance with the embodiments of the present invention as set forth above, these embodiments are not exhaustive and do not limit the invention to the precise embodiments described. Obviously, many modifications and variations are possible in light of the above teaching. The embodiments were chosen and described in order to best explain the principles of the invention and its practical application, to thereby enable others skilled in the art to best utilize the invention and its various embodiments with various modifications as are suited to the particular use contemplated. The present invention is limited only by the claims and their full scope and equivalents.
Claims (17)
1. An insertion detection circuit, integrated in a fast-fill device, comprising:
the sampling module is connected between the charging end and the grounding end and is used for acquiring sampling voltage representing the voltage at the charging end;
a reference voltage generating module connected between a power terminal and a ground terminal for generating a reference voltage;
a comparator for generating an insertion detection signal based on the sampling voltage and the reference voltage;
the insertion detection signal is used for representing whether a powered device is connected to the charging end or not.
2. The insertion detection circuit of claim 1, wherein the reference voltage is a sampled voltage that characterizes a voltage at the charging terminal when the charging terminal is not plugged in by a powered device.
3. The insertion detection circuit of claim 1, wherein the insertion detection circuit is further enabled or disabled based on an enable signal.
4. The insertion detection circuit of claim 3, wherein the insertion detection circuit is enabled when the enable signal is at an active level; when the enable signal is at an inactive level, the insertion detection circuit is turned off.
5. The insertion detection circuit of claim 3, wherein the sampling module comprises a first sampling resistor, a second sampling resistor, and a first switch,
the first sampling resistor, the second sampling resistor and the first switch are connected between the charging terminal and the grounding terminal in series;
a node between the first sampling resistor and the second sampling resistor outputs a sampling voltage;
the control terminal of the first switch receives the enable signal.
6. The insertion detection circuit of claim 5, wherein the first switch is turned on when the enable signal is active; when the enable signal is at an inactive level, the first switch is turned off.
7. The insertion detection circuit of claim 3, wherein the reference voltage generation module comprises:
the isolation unit is connected between the power supply end and the virtual charging end and used for controlling the connection and disconnection between the power supply end and the virtual charging end according to the enabling signal; wherein the virtual charging terminal is not accessed by a powered device;
the sampling unit is connected between the virtual charging end and the grounding end and used for outputting a reference voltage;
the isolation unit is matched with the impedance of an isolation circuit of the quick charging device, and the sampling unit is matched with the impedance of the sampling module.
8. The insertion detection circuit of claim 7, wherein the isolation unit comprises: the fourth switch tube, the fifth switch tube, the sixth switch tube, the fourth resistor, the fifth resistor and the sixth resistor;
the fourth switching tube, the fifth switching tube and the fourth resistor are connected in series between the power supply end and the charging end;
the fifth resistor, the sixth resistor and the sixth switching tube are connected in series between a node between the fourth switching tube and the fifth switching tube and a grounding end;
the control ends of the fourth switching tube and the fifth switching tube are connected with a node between the fifth resistor and the sixth resistor;
and the control end of the sixth switching tube receives the enable signal.
9. The insertion detection circuit according to claim 8, wherein when the enable signal is at an active level, the sixth switching tube is turned on, and the fourth switching tube and the fifth switching tube are turned on; when the enable signal is at an invalid level, the sixth switching tube is turned off, and the fourth switching tube and the fifth switching tube are turned off.
10. The insertion detection circuit of claim 7, wherein the sampling unit comprises a third sampling resistor, a fourth sampling resistor, and a second switch,
the third sampling resistor, the fourth sampling resistor and the second switch are connected in series between a virtual charging end and a grounding end;
a node between the third sampling resistor and the fourth sampling resistor outputs a reference voltage;
the control terminal of the second switch receives the enable signal.
11. The insertion detection circuit of claim 10, wherein the second switch is turned on when the enable signal is active; when the enable signal is at an inactive level, the second switch is turned off.
12. The insertion detection circuit of claim 1, further comprising:
and the offset voltage generation module is connected between the reference voltage generation module and the comparator and used for generating offset voltage according to the offset control signal.
13. The insertion detection circuit of claim 12, wherein the offset voltage generation module comprises:
a bias unit for generating a bias current;
the offset voltage generating unit is used for mirroring the bias current to the reference voltage generating module according to a plurality of offset control signals so as to generate offset voltage.
14. The insertion detection circuit of claim 13, wherein the offset voltage generation unit comprises a plurality of current mirror units, each current mirror unit comprising a current branch and a mirror branch, wherein the plurality of current mirror units share the same current branch, and the mirror branch mirrors the bias current according to a corresponding offset control signal to generate the output current.
15. A fill equipment soon, characterized in that includes:
the isolation circuit is connected between the power supply end and the charging end and used for controlling the connection and disconnection between the power supply end and the charging end according to the enabling signal;
an insertion detection circuit as claimed in any one of claims 1 to 14.
16. A quick charging device according to claim 15, wherein when the detection circuit is activated, the isolation circuit is turned on to enable the power supply terminal to supply power to the charging terminal; when the detection circuit is turned off, the isolation circuit is turned off to isolate the charging terminal from the power source terminal.
17. A quick charging device according to claim 15, wherein the isolation circuit comprises a first switch tube, a second switch tube, a third switch tube, a first resistor, a second resistor and a third resistor;
the first switch tube, the second switch tube and the first resistor are connected in series between a power supply end and a charging end;
the second resistor, the third resistor and the third switch tube are connected in series between a node between the first switch tube and the second switch tube and a ground end GND;
the control ends of the first switch tube and the second switch tube are connected with a node between the second resistor and the third resistor;
the control end of the third switching tube receives the enabling signal.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202222065052.XU CN218412740U (en) | 2022-08-03 | 2022-08-03 | Insert detection circuitry and fill equipment soon |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202222065052.XU CN218412740U (en) | 2022-08-03 | 2022-08-03 | Insert detection circuitry and fill equipment soon |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN218412740U true CN218412740U (en) | 2023-01-31 |
Family
ID=85026878
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202222065052.XU Active CN218412740U (en) | 2022-08-03 | 2022-08-03 | Insert detection circuitry and fill equipment soon |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN218412740U (en) |
-
2022
- 2022-08-03 CN CN202222065052.XU patent/CN218412740U/en active Active
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6753801B2 (en) | Fully differential reference driver for pipeline analog to digital converter | |
| US7948304B2 (en) | Constant-voltage generating circuit and regulator circuit | |
| CN106257838B (en) | Ramp voltage generator and method for testing analog-to-digital converter | |
| US5059820A (en) | Switched capacitor bandgap reference circuit having a time multiplexed bipolar transistor | |
| CN110663187B (en) | Analog-to-digital converter, measuring device and analog-to-digital conversion method | |
| CN110869722B (en) | Optical sensor device and method for optical sensing | |
| US9127987B2 (en) | Channel, system and method for monitoring voltages | |
| SE524561C2 (en) | Current measurement circuit with two measuring ranges | |
| JP2005532538A (en) | Cell buffer with built-in test | |
| CN218412740U (en) | Insert detection circuitry and fill equipment soon | |
| EP3588113B1 (en) | On-chip trimming circuit and method therefor | |
| JPH02161361A (en) | Peak holding circuit | |
| CN113597716A (en) | Temperature sensor, laser circuit, light detection and distance measurement system and method | |
| US5373410A (en) | Single string resistive divider network for a digital multimeter | |
| WO2019160857A1 (en) | Reference noise rejection improvement based on sample and hold circuitry | |
| US6556408B1 (en) | Compensation circuit for leakage through electrostatic discharge protection devices | |
| CN111208752B (en) | Single input circuit for receiving output from di/dt sensor or current transformer and circuit breaker comprising same | |
| CN219802309U (en) | Voltage buffer, analog-to-digital converter, chip and electronic equipment | |
| CN110278395B (en) | Ramp signal generating device and CMOS image sensor including the same | |
| US10218339B2 (en) | Voltage monitor with a trmimming circuit and method therefore | |
| CN114002493B (en) | Neutral point voltage detection circuit of motor | |
| WO2003050951A2 (en) | Power supply rejection circuit for capacitively-stored reference voltages | |
| JP2008107256A (en) | Semiconductor tester | |
| JPH09145750A (en) | Constant-current circuit for digital multimeter | |
| CN113014227A (en) | Terminal resistance calibration method, circuit, chip and high-definition multimedia interface device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GR01 | Patent grant | ||
| GR01 | Patent grant |