CN218351468U - Display back plate, display panel and display device - Google Patents

Display back plate, display panel and display device Download PDF

Info

Publication number
CN218351468U
CN218351468U CN202222782739.5U CN202222782739U CN218351468U CN 218351468 U CN218351468 U CN 218351468U CN 202222782739 U CN202222782739 U CN 202222782739U CN 218351468 U CN218351468 U CN 218351468U
Authority
CN
China
Prior art keywords
wiring
current
driving
sub
line
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202222782739.5U
Other languages
Chinese (zh)
Inventor
周伟
龚立伟
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Chongqing Kangjia Optoelectronic Technology Co ltd
Original Assignee
Chongqing Kangjia Photoelectric Technology Research Institute Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Chongqing Kangjia Photoelectric Technology Research Institute Co Ltd filed Critical Chongqing Kangjia Photoelectric Technology Research Institute Co Ltd
Priority to CN202222782739.5U priority Critical patent/CN218351468U/en
Application granted granted Critical
Publication of CN218351468U publication Critical patent/CN218351468U/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)

Abstract

The utility model relates to a display back plate, include: a substrate on which a plurality of line-controlled or column-controlled wiring regions are arranged, each wiring region being divided into a plurality of sub-wiring regions connected in series along an extending direction thereof; each of the sub-wiring regions includes: a drive controller, a pixel drive line, a control signal line, a drive power supply wiring, a ground wiring, and a current-withstanding line; a current-resistant line is laid on the sub-wiring area, a current-guiding element is connected to the current-resistant line, and the current-resistant line is connected with the ground wiring to connect the current-guiding element in parallel with the drive controller; the two ends of the pixel driving circuit, the two ends of the control signal line, the two ends of the driving power supply wiring and the two ends of the grounding wiring extend along the extending direction of the wiring area, and the directions of the two ends of the pixel driving circuit, the two ends of the control signal line, the two ends of the driving power supply wiring and the two ends of the grounding wiring are opposite, and the pixel driving circuit, the control signal line, the driving power supply wiring and the grounding wiring on the adjacent sub-wiring areas in each wiring area are respectively in one-to-one correspondence and are electrically connected and are of an integral structure. The invention improves the safety of the driving circuit.

Description

Display back plate, display panel and display device
Technical Field
The utility model relates to an integrated circuit technical field especially relates to a show backplate and display panel, display device.
Background
The driving control circuit is an essential important component of the active light emitting diode, and the performance of the driving control circuit is directly related to the performance of the whole light emitting system. Therefore, the design of the high-performance driving control circuit plays a significant role in the display design of the light emitting diode.
In the light emitting diode, a plurality of layers of metal wiring lines need to be arranged in a three-dimensional space in a staggered mode on a metal interconnection layer of a passive driving circuit, and a plurality of layers of light masks are needed in the layout mode, and the process flows of exposure, development and the like are repeated for many times, so that a large amount of time, labor and financial resources are wasted. When the metal wirings are concentrated on the same layer, the width of the metal wirings is too narrow due to limited layout space of the metal wirings. When a large current passes through the metal wiring, the risk of the metal wiring being blown is large.
SUMMERY OF THE UTILITY MODEL
In view of the above-mentioned shortcomings of the prior art, the present application aims to provide a display backplane, a display panel and a display device, which aim to solve the problem that a single-layer driving circuit wiring is easy to be blown by a large current.
The utility model provides a display back plate, include:
a substrate on which a plurality of line-controlled or column-controlled wiring regions are arranged, each wiring region being divided into a plurality of sub-wiring regions connected in series along an extending direction thereof;
each of the sub-wiring regions includes:
the driving controller is installed on the sub-wiring area;
the pixel driving circuit is laid on the sub-wiring area, at least one first bonding pad is reserved on the pixel driving circuit, and a pixel chip is connected to the first bonding pad;
the control signal line is used for providing a control signal for the driving controller, the control signal line is laid on the sub-wiring area, and the control signal line is electrically connected with the driving controller;
the driving power supply wiring is used for supplying power to the driving controller, the driving power supply wiring is laid on the sub-wiring area, and the driving power supply wiring is electrically connected with the driving controller;
the grounding wiring is laid on the sub-wiring area and is electrically connected with the driving controller;
a current-resistant line for improving current-resistant capability of the ground wiring, the current-resistant line being laid on the sub-wiring region, the current-resistant line being connected with a current-guiding element, the current-resistant line being connected with the ground wiring so as to connect the current-guiding element in parallel with the drive controller;
the pixel driving circuit, the control signal line, the driving power supply wiring, the grounding wiring and the current-resistant wiring are laid on the same layer of the sub-wiring area;
wherein, pixel drive circuit's both ends, control signal line's both ends drive power supply wiring's both ends ground connection wiring's both ends all along wiring district extending direction extends and opposite direction, every pixel drive circuit, control signal line, drive power supply wiring and ground connection wiring on the adjacent sub-wiring district in the wiring district correspond electric connection respectively one-to-one and structure as an organic whole.
The display back plate can shunt current flowing through the grounded metal wiring on the basis of single-layer metal wiring, so that the current magnitude borne by the metal wiring interface is reduced, and the possibility that the metal wiring at the grounded interface is burnt out is reduced.
Optionally, the control signal line is laid in a middle of the sub-wiring region to divide the sub-wiring region into a first layout region and a second layout region, the control signal line extends in a direction in which the wiring region extends, and the drive controller is disposed on the control signal line.
Optionally, the driving power supply wiring is located in the first layout region; the grounding wiring and the current-resistant circuit are located in the second layout area, and the pixel driving circuits are respectively laid in the first layout area and the second layout area.
Alternatively, the ground wiring and the current-withstanding wiring are provided between the control signal line and the pixel drive wiring in the second layout region, and the drive power supply wiring is provided between the control signal line and the pixel drive wiring in the first layout region.
The substrate is divided into the first layout area and the second layout area through the control signal line, the driving power supply structure and the grounding structure can be isolated, and interference influence between metal wirings can be effectively reduced when single-layer metal wirings are formed.
Optionally, a first wiring notch is provided on the ground wiring line, the current-proof line is laid in the first wiring notch with a gap between the current-proof line and the ground wiring line, and a second pad and a third pad for connecting a current-guiding element are respectively provided on the current-proof line and the ground wiring line; and the pixel driving circuit in the second layout area is electrically connected with the driving controller through the gap and/or a second wiring channel arranged on the grounding wiring.
By distributing the logic circuit wiring in the gap, the gap can be fully used, the space of the metal wiring can be efficiently used while isolating the ground wiring and the current-withstanding line, the metal wiring can be concentrated in the same layer, and the complexity of the manufacturing process can be reduced.
Optionally, a first wiring channel extending towards the driving controller is disposed on the driving power supply wiring in the first layout area, and the pixel driving circuit in the first layout area is electrically connected to the driving controller through the first wiring channel.
Optionally, the pixel driving circuit includes a power line and a logic circuit wiring, the power line and the logic circuit wiring are connected to each other, the first pad is disposed on the logic circuit wiring, the power line extends along an extending direction of the wiring area, one end of the logic circuit wiring in the first layout area is connected to the power line, and the other end of the logic circuit wiring in the first layout area is electrically connected to the driving controller through the first wiring channel; one end of the logic circuit wiring in the second layout area is connected with the power line, and the other end of the logic circuit wiring is electrically connected with the driving controller through a gap and/or a second wiring channel formed in the grounding wiring.
Optionally, the logic circuit wiring includes two sub-logic circuit wirings connected in parallel to each other, each of the sub-logic circuit wirings is provided with the first pad, one end of the sub-logic circuit wiring is connected to the power line, and the other end of the sub-logic circuit wiring is connected to the driving controller.
Optionally, the driving controller is disposed in a central region of the sub-wiring region, and areas of the first layout region and the second layout region are the same.
Optionally, a filter capacitor is electrically connected between the driving power supply wiring and the ground wiring, and the filter capacitor is suspended and erected on the control signal line.
Through the setting of filter capacitor, can reduce the interference that drive circuit during operation received, and filter capacitor erects on control signal line, can effectively save the area occupied to metal wiring space, makes the space utilization of individual layer metal wiring higher.
Based on the same utility model conception, this application still provides a display panel, display panel includes as before the demonstration backplate.
The display panel can concentrate the metal wiring of the logic circuit in the same layer, thereby reducing the thickness of the device layer, being beneficial to simplifying the manufacturing process and saving manpower and material resources.
Based on same utility model design, this application still provides a display device.
The display device comprises the display panel and the display panel as described above, and the display panel is arranged on the light-emitting side of the display backboard.
Drawings
FIG. 1 is a schematic diagram of a circuit layout of a display panel
Fig. 2 is a schematic diagram of the port distribution of the driving controller according to the present invention.
Fig. 3 is a schematic diagram of a pad wiring of the driving controller according to an embodiment of the present invention.
Fig. 4 is a schematic diagram of a partition structure of a back plate of a display panel according to an embodiment of the present invention.
Fig. 5 is a simplified circuit diagram of a backplane partition according to an embodiment of the present invention.
Fig. 6 is a schematic view of a connection structure of the filter capacitor according to an embodiment of the present invention.
Fig. 7 is a schematic cross-sectional structure of the resistor bridge.
Fig. 8 is a schematic view of a connection structure of a plurality of back plate partitions according to an embodiment of the present invention.
Description of reference numerals:
1-a display backplane; 2-a sub-wiring area; 10-a substrate; 11-a first type interface; 12-a second type interface; 13-a filter capacitance; 131-a first capacitive port; 132-a second capacitive port; 14-control signal lines; 15-a second routing channel; 16-pad area; 17-a gap; 100-a drive controller; 101-a first drive port; 102-a first signal port; 103-power port; 104 — a first ground port; 105-a second drive port; 106-a third drive port; 107-second signal port; 108-a second ground port; 109-a third ground port; 110-a fourth drive port; 20 a-pixel drive lines; 200-a power line; 300-logic circuit wiring; 301-sub-logic circuit routing; 400-ground wiring; 500-current tolerant line; 501-an extension; 600-a drainage element; 601-second pad; 602-a third pad; 700-drive power supply wiring; 701 — first routing channel.
Detailed Description
To facilitate an understanding of the present application, the present application will now be described more fully with reference to the accompanying drawings. Preferred embodiments of the present application are given in the accompanying drawings. This application may, however, be embodied in many different forms and should not be construed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete.
Unless defined otherwise, all technical and scientific terms used herein have the same meaning as commonly understood by one of ordinary skill in the art to which this application belongs. The terminology used herein in the description of the present application is for the purpose of describing particular embodiments only and is not intended to be limiting of the application.
The Driving method of the Active Light-Emitting Diode (OLED) may be Passive Driving (Passive Matrix Driving) or Active Driving (Active Matrix Driving). In the passive driving light emitting diode, when a driving circuit is designed, a multi-layer metal wiring structure is arranged, so that metal wirings can be arranged in a staggered mode in a three-dimensional space, and short circuit caused by lap joint among the metal wirings is avoided. In order to prevent interference between the metal wirings of different layers, an insulating layer may be disposed between adjacent metal layers to insulate the metal wirings of different layers. However, such a driving circuit requires a multi-layer mask, and the manufacturing process is time-consuming and labor-intensive. However, the single-layer driving circuit is limited by the width of the metal wiring, and it is difficult to ensure that the metal wiring is not blown when the grounding current of the driving circuit is too large.
Referring to fig. 1 to 4, the present invention provides a display back plate 1, wherein the display back plate 1 includes a substrate 10. A plurality of row-controlled or column-controlled wiring regions each divided into a plurality of sub-wiring regions 2 connected in series along the extending direction thereof are arranged on the substrate 10.
Referring to fig. 1 to 4, in an embodiment of the present invention, a driving controller 100 is installed on the sub-wiring region 2, and a pixel driving circuit 20a and a current-withstanding circuit 500 are laid on the sub-wiring region 2. At least one first bonding pad is reserved on the pixel driving circuit 20a, and the pixel driving circuit 20a can be connected with the pixel chip through the first bonding pad. In the present embodiment, the driving controller 100 may be a driving chip. The sub-wiring region 2 is laid with a control signal line 14, and the control signal line 14 is electrically connected to the driving controller 100 to provide a control signal to the driving controller 100. The sub-wiring region 2 is further provided with a driving power supply wiring 700 and a ground wiring 400 electrically connected to the driving controller 100. Wherein the driving power wiring 700 supplies power to the driving controller 100. The current-withstanding line 500 is used to improve the current-withstanding capability of the ground wiring 400. A current-carrying element 600 is connected to the current-proof line 500, and the current-proof line 500 is connected to the ground wiring 400 to connect the ground wiring 400 and the drive controller 100 in parallel. On the substrate 10, the pixel drive line 20a, the control signal line 14, the driving power supply wiring 700, the ground wiring 400, and the current withstanding line 500 are laid on the same layer of the sub-wiring region 2. The two ends of the pixel driving line 20a, the two ends of the control signal line 14, the two ends of the driving power supply wiring 700, and the two ends of the ground wiring 400 extend along the extending direction of the wiring region, and the extending directions of the two ends are opposite. In each wiring region, the pixel driving lines 20a, the control signal lines 14, the driving power supply wirings 700, and the ground wirings 400 on the adjacent sub-wiring regions 2 are electrically connected in a one-to-one correspondence, respectively, and are integrated.
Referring to fig. 2 to 4, in an embodiment of the present invention, the driving controller 100 includes a plurality of driving ports, a plurality of ground ports, a plurality of signal ports and a power port 103. In the present embodiment, the drive controller 100 includes, for example, 10 ports, of which 4 drive ports, 3 ground ports, 2 signal ports, and 1 power port 103. The driving power wiring 700 is electrically connected to the power port 103. In the present invention, the number of ports of the driving controller 100 is not limited to 10, and the functions of the ports are not limited to driving, grounding, signal receiving, and power supply connection. Wherein, a plurality of ports on the driving controller 100 are arranged in a multi-row array. In the present embodiment, as shown in fig. 2, the 4 driving ports are, for example, a first driving port 101, a second driving port 105, a third driving port 106, and a fourth driving port 110. The first driving port 101 and the second driving port 105 are located in the same horizontal row, and the first driving port 101 and the third driving port 106 are located in the same vertical row. The fourth drive port 110 is located diagonally to the first drive port 101.
Referring to fig. 2 to 4, in an embodiment of the invention, the control signal lines 14 extend along the extending direction of the wiring area, and the driving controller 100 is disposed on the control signal lines 14. In the drive controller 100, the signal ports include a first signal port 102 and a second signal port 107, and the first signal port 102 and the second signal port 107 are located on the same straight line. In this embodiment, the first signal ports 102 and the second signal ports 107 may be distributed in the same vertical row. The first signal port 102 and the second signal port 107 are electrically connected to the control signal line 14.
Referring to fig. 4 to 6, in an embodiment of the present invention, the control signal line 14 is laid in the middle of the sub-wiring area 2 to divide the sub-wiring area 2 into a first layout area and a second layout area, the control signal line 14 extends along the extending direction of the wiring area, and the driving controller 100 is disposed on the control signal line 14. In the present embodiment, the driving power wiring 700 is located in the first layout region. The ground wiring 400 and the current-withstanding line 500 are located in the second layout region, and the pixel driving lines 20a are laid in the first layout region and the second layout region, respectively. Specifically, the ground wiring 400 and the current withstanding line 500 are provided between the control signal line 14 and the pixel driving line 20a in the second layout area, and the driving power supply wiring 700 is provided between the control signal line 14 and the pixel driving line 20a in the first layout area.
Referring to fig. 2 and 3, in an embodiment of the present invention, the ground ports include a first ground port 104, a second ground port 108 and a third ground port 109 in the driving controller 100. Wherein the second ground port 108 and the third ground port 109 may be inputs for ground current and the first ground port 104 may be an output for ground current, in some embodiments, the first ground port 104 may be an input for ground current and the second ground port 108 and the third ground port 109 may be an output for ground current. Since the second ground port 108 and the third ground port 109 are connected in series by the metal wiring, the ground current output terminal formed by the second ground port 108 and the third ground port 109 has a safe line width and is not blown when a large current flows. And the first ground port 104 is connected in series with the second ground port 108 and the third ground port 109 by metal wiring. In the drive controller 100, the line width of the ground current output/input terminal is, for example, 1/3 to 1/2 of the line width of the ground current input/output terminal. And as shown in fig. 3, the line width of the ground current input terminal is, for example, D. The value of D is, for example, 0.1mm to 0.2mm, specifically, 0.1mm.
Referring to fig. 3 to 5 and fig. 7, in the present embodiment, a first wiring notch is provided on the ground wiring 400, the current-proof line 500 is laid in the first wiring notch, a gap 17 is provided between the current-proof line 500 and the ground wiring 400, and a second pad 601 and a third pad 602 for connecting the current-guiding element 600 are respectively provided on the current-proof line 500 and the ground wiring 400. In the present embodiment, the ground wiring 400 and the current withstanding line 500 are located on one side of the control signal line 14, and the ground wiring 400 and the current withstanding line 500 are located on the same side. In the present embodiment, the ground wire 400 is electrically connected to the first ground port 104, the second ground port 108 and the third ground port 109. The current-withstanding line 500 is provided embedded in the ground wiring 400 with a gap 17 between the current-withstanding line 500 and the ground wiring 400.
Referring to fig. 3 to 7, in an embodiment of the present invention, a plurality of current guiding elements 600 are electrically connected between the grounding wire 400 and the current-resisting circuit 500. The second pad 601 and the third pad 602 may be connected to both ends of the flow guide element 600. The current drain element 600 includes a second pad 601 and a third pad 602, the second pad 601 is connected to the ground wiring 400, and the third pad 602 is connected to the current-proof line 500. The current steering element 600 spans the gap 17 and is suspended above the logic circuit wiring 300. In the present embodiment, the number of the flow-guiding elements 600 is, for example, 2, and the 2 flow-guiding elements 600 are symmetrically connected to the current-resistant line 500. Specifically, 2 symmetrical protruding portions 501 may be provided on the current-resistant line 500. The current guiding element 600 spans the gap 17 and is connected between the extension 501 and the ground wiring 400. Current flows into the ground wiring 400, a part of the current flows through the second ground port 108 and the third ground port 109, and the other part of the current flows through the current guiding element 600. Part of the current passing through the second ground port 108 and the third ground port 109 passes through the drive controller 100, flows out from the current output terminal constituted by the first ground port 104, and enters another ground wiring 400. Part of the current passing through the current diverting element 600 enters the withstand current line 500 and is merged into another ground wiring 400 through another current diverting element 600. Through the current loop, the input current is shunted, even if the line width of the current input end of the drive controller 100 is narrow when a single-layer metal loop structure is arranged, the current input end of the drive controller 100 can be protected from being burnt by large current, and the current resistance of a logic circuit can be improved when the current loop is applied to the design of an integrated circuit, so that the metal wiring structure is favorably arranged in the same layer. The substrate 10 of the present invention is applied to a light emitting device, and can reduce the thickness of a display panel or a device.
Specifically, a part of the current is led to the ground wiring 400 connected to the ground through the port of the drive controller 100, and the current is led out. The other part of the current is introduced into the current-proof line 500 through the current-guiding element 600, and is then directly introduced into the grounded wiring 400 from the current-proof line 500, thereby protecting the wiring port of the drive controller 100. Even when the line width of the metal wiring at the port where the ground wiring 400 and the drive controller 100 are connected is narrow, the metal wiring can be protected from being blown when a large current passes through.
Referring to fig. 1 to 4 and fig. 7, in an embodiment of the present invention, a first routing channel 701 extending toward the driving controller 100 is disposed on the driving power source wiring 700 in the first layout area, and the pixel driving circuit 20a in the first layout area is electrically connected to the driving controller 100 through the first routing channel 701. The pixel driving lines 20a in the second layout area are electrically connected to the driving controller 100 through the gaps 17 and/or the second wiring channels 15 formed on the ground wirings 400. The pixel driving wire 20a includes a power supply line 200 and a logic circuit wiring 300 connected to each other, and the logic circuit wiring 300 may turn on or off the pixel chip. The first pad is disposed on the logic circuit wiring 300, and the power supply line 200 extends along the direction in which the wiring region extends. One end of the logic circuit wiring 300 in the first layout area is connected to the power line 200, and the other end is electrically connected to the driving controller 100 through the first wiring channel 701. One end of the logic circuit wiring 300 in the second layout area is connected to the power line 200, and the other end is electrically connected to the driving controller 100 through the gap 17 and/or the second wiring channel 15 opened in the ground wiring 400. In this embodiment, a logic circuit wiring 300 is connected to each of the plurality of drive ports. In the present embodiment, one end of the logic circuit wiring 300 in the second layout area is connected to the power line 200, and the other end is electrically connected to the driving controller 100 through the gap 17 and the second wiring channel 15 formed in the ground wiring 400; the second wiring channel 15 and the gap 17 at this time together constitute a wiring channel of the logic circuit wiring 300. In the present embodiment, the circuit branch lines of the logic circuit wiring 300 are stripe-shaped. The first wiring channel 701 and the second wiring channel 15 may be adjusted according to a logic circuit design diagram, and the shapes of the first wiring channel 701 and the second wiring channel 15 are not limited in the present invention. In some other embodiments, the logic circuit wiring 300 in the second layout region is connected to the drive controller 100 through the gap 17; alternatively, the logic circuit wiring 300 in the second layout area is connected to the drive controller 100 through the second wiring path 15 opened in the ground wiring 400.
Referring to fig. 4 and 5, in an embodiment of the present invention, the logic circuit wiring 300 includes two sub-logic circuit wirings 301 connected in parallel, each of the sub-logic circuit wirings 301 is provided with a first pad, one end of the sub-logic circuit wiring 301 is connected to the power line 200, and the other end is connected to the driving controller 100. Specifically, the sub-logic circuit wiring 301 includes a plurality of circuit branches, and adjacent circuit branches are electrically connected to each other through a pad interface. Wherein the circuit branches of the sub-logic circuit wiring 301 comprise a first type interface 11 and a second type interface 12. The plurality of circuit branches are connected in sequence through different types of interfaces. In this embodiment, in the light emitting diode, the first type interface 11 is, for example, a P electrode interface, and the second type interface 12 is, for example, an N electrode interface. The first type interface 11 and the second type interface 12 are connected by a first pad, and the first pad connecting the first type interface 11 and the second type interface 12 is disposed on the driving power supply wiring 700 in a floating manner, so that the driving power supply wiring 700 is routed conveniently.
Referring to fig. 4 and 5, in an embodiment of the present invention, a filter capacitor 13 is electrically connected between the driving power wiring 700 and the ground wiring 400, and the filter capacitor 13 is suspended on the control signal line 14. Specifically, the filter capacitor 13 includes a first capacitor port 131 and a second capacitor port 132. The first and second capacitive ports 131 and 132 may be pad structures, and the first capacitive port 131 is connected to the driving power wiring 700 and the second capacitive port 132 is connected to the ground wiring 400.
Referring to fig. 1, 4 and 8, in an embodiment of the present invention, the input end of each wiring area is provided with a pad area 16, and the display backplane 1 can be connected to other devices through the pad area 16. In the present embodiment, the pad area 16 includes the power lines 200 extending from the first and second layout areas, the driving power wiring 700 extending from the first layout area, the ground wiring 400 extending from the second layout area, and the control signal lines 14 extending therefrom.
Based on same design, the utility model provides a display device, display device includes display panel and demonstration backplate, and display panel sets up in the light-emitting side that shows the backplate. The display back plate comprises a substrate, wherein a plurality of row control or column control wiring areas are arranged on the substrate, each wiring area is divided into a plurality of series-connected sub-wiring areas along the extending direction of the wiring area, and each sub-wiring area is provided with a driving controller, wherein each driving controller comprises a plurality of grounding ports, and the different grounding ports are electrically connected. And the ground wiring is laid on the substrate and is electrically connected with the ground port of the driving controller. Each sub-wiring area is further paved with a current-resistant line, a current-guiding element is connected to the current-resistant line, and the current-resistant line is connected with the grounding wiring so as to connect the current-guiding element with the driving controller in parallel. The utility model provides a display backboard has stronger current-withstanding capability to logic circuit structure for the individual layer metal.
It is to be understood that the invention is not limited to the above-described embodiments, and that modifications and variations may be made by those skilled in the art in light of the above teachings, and all such modifications and variations are intended to be included within the scope of the invention as defined in the appended claims.

Claims (12)

1. A display backplane, comprising:
a substrate on which a plurality of line-controlled or column-controlled wiring regions are arranged, each wiring region being divided into a plurality of sub-wiring regions connected in series along an extending direction thereof;
each of the sub-wiring regions includes:
the driving controller is installed on the sub-wiring area;
the pixel driving circuit is laid on the sub-wiring area, at least one first bonding pad is reserved on the pixel driving circuit, and a pixel chip is connected to the first bonding pad;
the control signal line is used for providing a control signal for the driving controller, the control signal line is laid on the sub-wiring area, and the control signal line is electrically connected with the driving controller;
the driving power supply wiring is used for supplying power to the driving controller, the driving power supply wiring is laid on the sub-wiring area, and the driving power supply wiring is electrically connected with the driving controller;
the grounding wiring is laid on the sub-wiring area and is electrically connected with the driving controller;
the current-resistant line is used for improving the current-resistant capability of the grounding wiring, the current-resistant line is laid on the sub-wiring area, a current-guiding element is connected to the current-resistant line, and the current-resistant line is connected with the grounding wiring so as to connect the current-guiding element in parallel with the driving controller;
the pixel driving circuit, the control signal line, the driving power supply wiring, the grounding wiring and the current-resistant wiring are laid on the same layer of the sub-wiring area;
wherein, pixel drive circuit's both ends, control signal line's both ends drive power supply wiring's both ends ground connection wiring's both ends all along wiring district extending direction extends and opposite direction, every pixel drive circuit, control signal line, drive power supply wiring and ground connection wiring on the adjacent sub-wiring district in the wiring district correspond electric connection respectively one-to-one and structure as an organic whole.
2. The display backplane of claim 1, wherein the control signal lines are laid out in a middle portion of the sub-wiring area to divide the sub-wiring area into a first layout area and a second layout area, the control signal lines extending in a wiring area extending direction, the driving controller being provided on the control signal lines.
3. The display backplane of claim 2, wherein the driving power supply wiring is located in the first layout area; the ground wiring and the current-withstanding line are located in the second layout area, and the pixel driving lines are respectively laid in the first layout area and the second layout area.
4. The display backplane of claim 3, wherein the ground wiring and the current-withstanding wiring are provided between the control signal line and the pixel driving wiring in the second layout area, and the driving power supply wiring is provided between the control signal line and the pixel driving wiring in the first layout area.
5. The display backplane according to claim 4, wherein a first wiring notch is provided on said ground wiring, said current-proof wiring is laid in said first wiring notch with a gap therebetween, and a second pad and a third pad for connecting said current-drawing element are provided on said current-proof wiring and said ground wiring, respectively;
and the pixel driving circuit in the second layout area is electrically connected with the driving controller through the gap and/or a second wiring channel arranged on the grounding wiring.
6. The display backplane of claim 5, wherein a first routing channel extending towards the driving controller is disposed on the driving power supply routing in the first layout area, and the pixel driving lines in the first layout area are electrically connected to the driving controller through the first routing channel.
7. The display backplane of claim 6, wherein the pixel driving circuit comprises a power line and a logic circuit wiring connected to each other, the first pad is disposed on the logic circuit wiring, the power line extends along an extending direction of the wiring area, one end of the logic circuit wiring in the first layout area is connected to the power line, and the other end is electrically connected to the driving controller through the first wiring channel; one end of the logic circuit wiring in the second layout area is connected with the power line, and the other end of the logic circuit wiring in the second layout area is electrically connected with the driving controller through a gap and/or a second wiring channel formed in the grounding wiring.
8. The display backplane of claim 7, wherein the logic circuit wiring comprises two sub-logic circuit wirings connected in parallel with each other, each of the sub-logic circuit wirings having the first pad disposed thereon, one end of the sub-logic circuit wiring being connected to the power supply line, and the other end of the sub-logic circuit wiring being connected to the driving controller.
9. The display backplane according to any one of claims 2 to 8, wherein the driving controller is disposed in a central region of a sub-wiring area, and the first layout area and the second layout area are the same in area.
10. The display backplane according to any of claims 4 to 8, wherein a filter capacitor is electrically connected between the driving power supply wiring and the ground wiring, and the filter capacitor is suspended over the control signal line.
11. A display panel comprising the display backplane according to any one of claims 1 to 10.
12. A display device, comprising:
a display panel, a display unit and a display unit,
the display backplane of any one of claims 1 to 10, said display panel being disposed on a light exit side of said display backplane.
CN202222782739.5U 2022-10-21 2022-10-21 Display back plate, display panel and display device Active CN218351468U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202222782739.5U CN218351468U (en) 2022-10-21 2022-10-21 Display back plate, display panel and display device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202222782739.5U CN218351468U (en) 2022-10-21 2022-10-21 Display back plate, display panel and display device

Publications (1)

Publication Number Publication Date
CN218351468U true CN218351468U (en) 2023-01-20

Family

ID=84897172

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202222782739.5U Active CN218351468U (en) 2022-10-21 2022-10-21 Display back plate, display panel and display device

Country Status (1)

Country Link
CN (1) CN218351468U (en)

Similar Documents

Publication Publication Date Title
KR20190112136A (en) Touch control panel and manufacturing method thereof, touch control display screen
CN101471340B (en) Semiconductor integrated circuit
US6873042B2 (en) Plurality of power elements with gate interconnections having equal lengths
US10064293B2 (en) Method for forming insulating layer covering a wiring pattern
US7768768B2 (en) Semiconductor device including power switch and power reinforcement cell
JPH0529456A (en) Semiconductor integrated circuit device
KR102132458B1 (en) Thin film transistor substrate and liquid crystaldisplay having the same
US6479845B2 (en) Pattern for routing power and ground for an integrated circuit chip
CA2056781C (en) Multichip module
US20080048318A1 (en) Semiconductor device and semiconductor package
CN101140924A (en) Power supply wiring configuration in semiconductor integrated circuit
US20170154849A1 (en) Semiconductor device comprising power elements in juxtaposition order
KR20060046349A (en) Semiconductor integrated circuit device
JPH07263628A (en) Semiconductor device
IE53851B1 (en) Manufacture of integrated circuits by master slice methods
US20020113319A1 (en) Flip chip semiconductor device having signal pads arranged outside of power supply pads
CN218351468U (en) Display back plate, display panel and display device
CN103296020B (en) Electrostatic discharge protection structure and semiconductor device
JP3580207B2 (en) Display device
WO1996021948A1 (en) Semiconductor device, tape carrier package, and display panel module
CN114503256B (en) Semiconductor integrated circuit device with a plurality of semiconductor chips
JP3180612B2 (en) Semiconductor integrated circuit
JP4408835B2 (en) Semiconductor integrated circuit device
KR20130015690A (en) Semiconductor device
CN111429802A (en) Display device and electronic apparatus

Legal Events

Date Code Title Description
GR01 Patent grant
GR01 Patent grant
CP03 Change of name, title or address

Address after: 402760 No.69, Wushan Road, Biquan street, Bishan District, Chongqing

Patentee after: Chongqing Kangjia Optoelectronic Technology Co.,Ltd.

Country or region after: China

Address before: 402760 No.69, Wushan Road, Biquan street, Bishan District, Chongqing

Patentee before: Chongqing Kangjia Photoelectric Technology Research Institute Co.,Ltd.

Country or region before: China