CN218299677U - Simple and easy intelligent dial switch of interface that can expand wantonly - Google Patents
Simple and easy intelligent dial switch of interface that can expand wantonly Download PDFInfo
- Publication number
- CN218299677U CN218299677U CN202222395598.1U CN202222395598U CN218299677U CN 218299677 U CN218299677 U CN 218299677U CN 202222395598 U CN202222395598 U CN 202222395598U CN 218299677 U CN218299677 U CN 218299677U
- Authority
- CN
- China
- Prior art keywords
- parallel
- shift register
- serial shift
- dial switch
- serial
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Landscapes
- Input From Keyboards Or The Like (AREA)
Abstract
The utility model discloses an intelligent dial switch with simple interface capable of being expanded at will, which comprises a plurality of parallel-serial shift register chips, wherein each parallel-serial shift register chip is connected with a plurality of dial switches; the parallel interface of the dial switch is connected with the parallel input end of the parallel-serial shift register chip, the output end of each parallel-serial shift register chip is connected with the extended input end of the next parallel-serial shift register chip, the clock input ends of a plurality of parallel-serial shift register chips are connected in parallel, the asynchronous parallel reading ends of a plurality of parallel-serial shift register chips are connected in parallel, and the output end of the last parallel-serial shift register chip is led out. The utility model provides a simple and easy intelligent dial switch of interface that can expand wantonly to the digit increase of dial switch, as long as increase the quantity of the shift register chip of parallel-serial in the circuit, keeps ultimate output interface quantity unchangeable.
Description
Technical Field
The utility model relates to a simple and easy intelligent dial switch of interface that can expand wantonly.
Background
At present, a dial switch is also called a coding switch and a dial switch, and is a common input device, and each piece (bit) can realize the input setting of 1-bit numbers. However, the following disadvantages exist in practical use: for example, each commonly used sheet (bit) has a connection relationship of 5 welding points or 11 welding points, if the number of bits is increased, the number of connection points is multiplied, which is specifically represented as 1, the number of connected cable cores is multiplied; 2. multiplying the input channel of the host equipment; 3. the reliability becomes poor; 4. the host input process is complex.
Disclosure of Invention
The utility model aims to solve the technical problem that, overcome prior art not enough, provide a simple and easy intelligent dial switch of interface that can expand wantonly, on original dial switch's basis, increased processing circuit, convert parallel input into serial output. For the increase of the number of the bits of the dial switch, as long as the number of the shift register chips which are connected in parallel and in series in the circuit is increased, the number of the final output interfaces is kept unchanged.
In order to solve the technical problem, the technical scheme of the utility model is that:
an intelligent dial switch with a simple interface capable of being expanded at will comprises a plurality of parallel-serial shift register chips, wherein each parallel-serial shift register chip is connected with a plurality of dial switches;
the parallel interface of the dial switch is connected with the parallel input end of the parallel-serial shift register chip, the output end of each parallel-serial shift register chip is connected with the extended input end of the next parallel-serial shift register chip, the clock input ends of a plurality of parallel-serial shift register chips are connected in parallel, the asynchronous parallel reading ends of a plurality of parallel-serial shift register chips are connected in parallel, and the output end of the last parallel-serial shift register chip is led out.
Furthermore, the clock input ends of a plurality of the parallel-serial shift register chips are connected in parallel to form a clock input port.
Furthermore, the asynchronous parallel reading ends of a plurality of parallel-serial shift register chips are connected in parallel to form an asynchronous parallel reading input port.
Furthermore, the output end of the last parallel-serial shift register chip is led out to form a serial data output port.
Furthermore, the type of the dial switch is KSA-3.
Further, the model of the parallel-serial shift register chip is 74HC165.
After the technical scheme is adopted, the utility model discloses with a plurality of parallel serial shift register chip through respective output and extension input end to splice into a big shift register who satisfies parallel port quantity, with a plurality of the clock input of parallel serial shift register chip is parallelly connected each other, with a plurality of the asynchronous parallel reading end of parallel serial shift register chip is parallelly connected each other, will last the output of parallel serial shift register chip is drawn forth, makes final interface signal be 3 all the time, and the host computer is as long as under the cooperation of clock chronogenesis, and a bit reads out every setting data of dialling one by one. The utility model discloses simplify the interface of host computer equipment, the increase of dial indicator can not increase the input channel of host computer equipment. The number of connecting cables between the dial switch and the host equipment is small, and the connecting cables cannot be increased along with the increase of dial digits. For the host computer, kept reading the mode that sets up data the same with original mode, the utility model discloses a simple relation of connection is favorable to improving the reliability of system.
Drawings
Fig. 1 is a schematic block diagram of the intelligent dial switch with a simple interface capable of being expanded at will.
Detailed Description
In order that the present invention may be more clearly understood, the following detailed description is given with reference to the accompanying drawings.
As shown in fig. 1, the present embodiment provides an intelligent dial switch with a simple interface capable of being expanded at will, which includes a plurality of parallel-serial shift register chips, and each parallel-serial shift register chip is connected to a plurality of dial switches. In this embodiment, the type of the dial switch is KSA-3, and the type of the parallel-serial shift register chip is 74HC165.
Specifically, as shown in fig. 1, the parallel interface of the dial switch of the present embodiment is connected to the parallel input terminal of the parallel-serial shift register chip, and the more the number of bits of each dial switch is, the more the number of parallel-serial shift register chips is required. According to the number of bits of the dial switches and the number of pins of the parallel-to-serial shift register chip, one parallel-to-serial shift register chip can be connected with two or more dial switches, and the specific connection condition can be determined according to the number of bits of the dial switches and the number of pins of the parallel-to-serial shift register chip, and is not limited to the condition shown in the embodiment.
The output end of each parallel-serial shift register chip is connected with the expansion input end of the next parallel-serial shift register chip, and a plurality of parallel-serial shift register chips are connected end to end through the respective output ends and the expansion input ends, so that a large shift register meeting the number of parallel ports is spliced.
The clock input ends of a plurality of parallel-serial shift register chips are connected in parallel, the asynchronous parallel reading ends of a plurality of parallel-serial shift register chips are connected in parallel, and the output end of the last parallel-serial shift register chip is led out. According to the connection arrangement, the number of the interface signals is always 3, namely a clock input port, a serial data output port and an asynchronous parallel reading input port. The clock input ends of a plurality of parallel-serial shift register chips are mutually connected in parallel to form a clock input port, the asynchronous parallel reading ends of a plurality of parallel-serial shift register chips of the embodiment are mutually connected in parallel to form an asynchronous parallel reading input port, and the output end of the last parallel-serial shift register chip of the embodiment is led out to form a serial data output port.
According to the scheme, no matter how many bits the dial switch has, only the 3 interface signals are always in the connection relation with the host, and the connection relation between the dial switch and the host equipment is greatly simplified. The host computer obtains the setting data of the dial by operating the 3 signal interfaces. Firstly, setting an asynchronous parallel reading port to be 0 by a host, and reading parallel data of a dial switch into a shift register; then the host computer sets the asynchronous parallel reading port to 1, the host computer sends clock pulse, each pulse reads out 1bit data, until all bits (bit) are read into the host computer apparatus, through appropriate conversion processing, can be corresponded to the set value.
The above-mentioned embodiments further explain in detail the technical problems, technical solutions and advantages solved by the present invention, and it should be understood that the above only is a specific embodiment of the present invention, and is not intended to limit the present invention, and any modifications, equivalent substitutions, improvements, etc. made within the spirit and principle of the present invention should be included in the scope of the present invention.
Claims (6)
1. The utility model provides a simple and easy intelligent dial switch of interface that can expand wantonly which characterized in that: the circuit comprises a plurality of parallel-serial shift register chips, wherein each parallel-serial shift register chip is connected with a plurality of dial switches;
the parallel interface of the dial switch is connected with the parallel input end of the parallel-serial shift register chip, the output end of each parallel-serial shift register chip is connected with the extended input end of the next parallel-serial shift register chip, the clock input ends of a plurality of parallel-serial shift register chips are connected in parallel, the asynchronous parallel reading ends of a plurality of parallel-serial shift register chips are connected in parallel, and the output end of the last parallel-serial shift register chip is led out.
2. The intelligent dial switch with simple interface capable of being expanded at will according to claim 1, characterized in that: and the clock input ends of a plurality of parallel-serial shift register chips are connected in parallel to form a clock input port.
3. The intelligent dial switch with simple interface capable of being expanded at will according to claim 1, characterized in that: and the asynchronous parallel reading ends of a plurality of parallel-serial shift register chips are connected in parallel to form an asynchronous parallel reading input port.
4. The intelligent dial switch with simple interface capable of being expanded at will according to claim 1, characterized in that: and the output end of the last parallel-serial shift register chip is led out to form a serial data output port.
5. The intelligent dial switch with simple interface capable of being expanded at will according to claim 1, characterized in that: the type of the dial switch is KSA-3.
6. The intelligent dial switch with simple interface capable of being expanded at will according to claim 1, characterized in that: the model of the parallel-serial shift register chip is 74HC165.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202222395598.1U CN218299677U (en) | 2022-09-08 | 2022-09-08 | Simple and easy intelligent dial switch of interface that can expand wantonly |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202222395598.1U CN218299677U (en) | 2022-09-08 | 2022-09-08 | Simple and easy intelligent dial switch of interface that can expand wantonly |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN218299677U true CN218299677U (en) | 2023-01-13 |
Family
ID=84813321
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202222395598.1U Active CN218299677U (en) | 2022-09-08 | 2022-09-08 | Simple and easy intelligent dial switch of interface that can expand wantonly |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN218299677U (en) |
-
2022
- 2022-09-08 CN CN202222395598.1U patent/CN218299677U/en active Active
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS5912666Y2 (en) | data communication system | |
| US4577317A (en) | Method for extending a parallel data bus | |
| US3372376A (en) | Error control apparatus | |
| CN218299677U (en) | Simple and easy intelligent dial switch of interface that can expand wantonly | |
| US11609872B2 (en) | Integrated circuit having lanes interchangeable between clock and data lanes in clock forward interface receiver | |
| CN101599808B (en) | Method and system for testing cross board | |
| CN216772401U (en) | Main equipment main control function implementation system | |
| CN112540944B (en) | Parallel bus protocol and method for realizing data interaction between boards based on protocol | |
| US5034741A (en) | Variable length bit patterns for data representation | |
| CN112542187B (en) | Circuit for reading ID and chip state at high speed and flash memory | |
| CN219761035U (en) | Optical module I2C bus expansion circuit | |
| CN210666755U (en) | UART data interface extension circuit | |
| CN214278316U (en) | Fill detection circuitry of electric pile feedback signal | |
| CN217156718U (en) | Serial input circuit with state detection function | |
| EP0125012B1 (en) | Tone source for telephone systems | |
| CN215420322U (en) | High-speed multichannel AD gathers and high performance net gape communication integrated circuit board | |
| CN221746565U (en) | Key control circuit of magnetic axis keyboard and magnetic axis keyboard | |
| CN211653589U (en) | Embedded data processing device integrating multiple CPU core board sockets | |
| CN218632720U (en) | Communication interface structure of multifunctional test system | |
| CN214586882U (en) | FPGA module | |
| CN217824914U (en) | Multi-channel random pulse signal controllable delay circuit for communication | |
| CN217901918U (en) | HIACS system board card channel checking device | |
| CN110515419B (en) | Device for realizing clock domain crossing by optimizing Gray code encoding mode | |
| CN117151026A (en) | Bus communication method and system based on FPGA | |
| CN114217857B (en) | Data processing circuit, system and data processing method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GR01 | Patent grant | ||
| GR01 | Patent grant |