CN217112620U - Relay parallel state switch reliability detection system - Google Patents
Relay parallel state switch reliability detection system Download PDFInfo
- Publication number
- CN217112620U CN217112620U CN202122026008.3U CN202122026008U CN217112620U CN 217112620 U CN217112620 U CN 217112620U CN 202122026008 U CN202122026008 U CN 202122026008U CN 217112620 U CN217112620 U CN 217112620U
- Authority
- CN
- China
- Prior art keywords
- resistor
- capacitor
- relay
- module
- state signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Landscapes
- Testing Electric Properties And Detecting Electric Faults (AREA)
Abstract
The utility model provides a relay parallel state switch reliability detection system in the technical field of relays, which comprises a power supply module, a relay connection module, a relay abnormal communication detection module, an abnormal state signal keeping module, an abnormal state signal clearing module and an abnormal state signal reminding module; one end of the relay connecting module is connected with the power supply module, and the other end of the relay connecting module is connected with the relay abnormal communication detection module; one end of the abnormal state signal holding module is connected with the relay abnormal communication detection module, and the other end of the abnormal state signal holding module is connected with the abnormal state signal clearing module and the abnormal state signal reminding module. The utility model has the advantages that: the reliability of the parallel use of the relays is greatly improved.
Description
Technical Field
The utility model relates to a relay technical field indicates a parallelly connected state switch reliability detecting system of relay very much.
Background
Along with the power that electronic product demand is higher and higher, the volume requirement is littleer and smaller, if select for use the relay that power is big often can be unable to use because the volume of product is restricted in the small-size system, perhaps use very occupation space, need select for use the relay that the volume is less relatively at this moment to connect in parallel and use, satisfy the design layout requirement of product on the one hand, on the other hand equally divide the electric current that single relay flowed through parallelly connected meeting power design requirement.
However, when a plurality of relays are used in parallel, the switching time of individual relays is different, so that at the moment of switching the relays, a state that one relay is already at a normally closed end point and the other relay is still at a normally open end point ready to be switched to the normally closed end point, or a state that one relay is already at a normally open end point and the other relay is still at a normally closed end point ready to be switched to the normally open end point is caused to occur in a probability.
Such a state may cause the normally open point and the normally closed point of the relay to be in a connected state for a short moment in this case, and such a connected state conflicts with the original purpose of using the relay, and one purpose of using the relay is to electrically disconnect the line connected to the normally open point of the relay from the line connected to the normally closed point through the relay. For example, in the field of related detection of instruments and meters, sometimes two voltage points need to be switched through electrical isolation of a normally open point and a normally closed point of a relay, and then related performance detection is performed, if the normally open point and the normally closed point of the relay used in parallel are in a connection state momentarily, a corresponding current is generated at the abnormal connection instant because of different voltage differences of the normally open point and the normally closed point, and if the voltage difference is large, a large current impact is generated, which may damage the relay itself, even cause damage to a tested object.
Therefore, how to provide a reliability detection system for a parallel relay state switch, which can detect the communication state of the normally open point and the normally closed point of the parallel relay state, and further improve the reliability of parallel relay use, is a problem to be solved urgently.
Disclosure of Invention
The to-be-solved technical problem of the utility model lies in providing a relay parallel state switch reliability detecting system, realizes detecting the normal open point of relay parallel state and the intercommunication state of normal close point, and then improves the reliability of the parallelly connected use of relay.
The utility model provides a relay parallel state switch reliability detection system, which comprises a power module, a relay connection module, a relay abnormal communication detection module, an abnormal state signal keeping module, an abnormal state signal clearing module and an abnormal state signal reminding module;
one end of the relay connecting module is connected with the power supply module, and the other end of the relay connecting module is connected with the relay abnormal communication detection module; one end of the abnormal state signal holding module is connected with the relay abnormal communication detection module, and the other end of the abnormal state signal holding module is connected with the abnormal state signal clearing module and the abnormal state signal reminding module.
Further, the power module includes a resistor R5, a resistor R6, a switch K3, a capacitor C5, and a MOS transistor Q1;
one end of the switch K3 is connected with the resistor R5, and the other end of the switch K3 is connected with the capacitor C5, the resistor R6 and the grid electrode of the MOS transistor Q1; the resistor R6 is connected with the source electrode of the MOS transistor Q1 and grounded; the capacitor C5 is grounded; and the drain electrode of the MOS tube Q1 is connected with the relay connection module.
Further, the relay connection module comprises a current limiting resistor R1, a current sampling resistor R2, a diode D1, a diode D4, a relay connection terminal K1 and a relay connection terminal K2;
Further, the relay abnormal communication detection module comprises an operational amplifier U1, a resistor R3, a resistor R4, a capacitor C1, a capacitor C2, a capacitor C3 and a capacitor C4;
Further, the abnormal state signal holding module includes an operational amplifier U2A, an operational amplifier U2B, a resistor R7, a resistor R8, a resistor R9, a resistor R13, a resistor R14, a resistor R15, a resistor R16, a resistor R17, a resistor R19, a resistor R20, a capacitor C6, a capacitor C7, a capacitor C8, a capacitor C9, a capacitor C10, a transistor Q3, and a transistor Q4;
the output end of a pin of the operational amplifier U2A is connected with a resistor R13 and a resistor R16, the negative input end of the operational amplifier U2 is connected with a resistor R9 and an emitter of a triode Q3, the positive input end of the operational amplifier U2 is connected with a resistor R15, the negative power end of the operational amplifier U2 is connected with a capacitor C6 and a capacitor C7, and the positive power end of the operational amplifier U2 is connected with a capacitor C8 and a capacitor C9; the capacitor C6, the capacitor C7, the capacitor C8 and the capacitor C9 are connected with each other and grounded; the resistor R15 is connected with the abnormal communication detection module of the relay;
the base electrode of the triode Q3 is connected with the resistor R13 and the base electrode of the triode Q4, and the collector electrode of the triode Q3 is connected with the resistor R8; one end of the resistor R7 is connected with the resistor R8, and the other end of the resistor R7 is connected with the collector of the triode Q4;
the positive input end of the operational amplifier U2B is connected with a resistor R20, a capacitor C10, an emitter of a triode Q4 and an abnormal state signal clearing module, the negative input end is connected with a resistor R14 and a resistor R17, and the output end is connected with the resistor R19 and an abnormal state signal reminding module; the resistor R14, the resistor R16, the resistor R19, the resistor R20 and the capacitor C10 are all grounded.
Further, the abnormal state signal clearing module includes a MOS transistor Q6, a resistor R22, a resistor R23, a capacitor C11, and a switch K4;
the drain of the MOS tube Q6 is connected with the abnormal state signal holding module, the source is connected with the resistor R23 and grounded, and the gate is connected with one end of the resistor R23, the capacitor C11 and the switch K4; the other end of the switch K4 is connected with a resistor R22; the capacitor C11 is connected to ground.
Further, the abnormal state signal reminding module includes a PMOS transistor Q2, an NMOS transistor Q5, a resistor R10, a resistor R11, a resistor R12, a resistor R18, a resistor R21, a light emitting diode D2, and a light emitting diode D3;
the drain electrode of the PMOS tube Q2 is connected with a resistor R10, the grid electrode of the PMOS tube Q2 is connected with a resistor R12, a resistor R18 and an abnormal state signal holding module, and the source electrode of the PMOS tube Q2 is connected with a resistor R11 and a resistor R12; the anode of the light-emitting diode D2 is connected with the resistor R10, and the cathode of the light-emitting diode D2 is grounded; the anode of the light emitting diode D3 is connected with the resistor R11, and the cathode of the light emitting diode D3 is connected with the drain of the NMOS tube Q5; the gate of the NMOS transistor Q5 is connected to the resistor R18 and the resistor R21, and the source is connected to the resistor R21 and grounded.
Further, the light emitting diode D2 is a green light emitting diode; the light emitting diode D3 is a red light emitting diode.
The utility model has the advantages that:
the two relays to be tested are connected through the relay connection module, so that the two relays to be tested are in a parallel state, the relays to be tested are controlled by the power supply module to be switched between a normally open point and a normally closed point, when the normally open point and the normally closed point are conducted, current, namely a state signal, is generated on the current sampling resistor R2, the state signal is amplified by the relay abnormal communication detection module and kept by the abnormal state signal keeping module in sequence, the abnormal state signal reminding module is input, the abnormal state signal reminding module visually displays the state signal through the on-off states of the light-emitting diode D2 and the light-emitting diode D3, whether the normally open point and the normally closed point are in a conduction state can be quickly judged through the on-off states of the light-emitting diode D2 and the light-emitting diode D3, and finally the detection on-off states of the normally open point and the normally closed point of the relays in a parallel state is realized, the high-current impact generated in the parallel use process of the relays is avoided, and the parallel use reliability of the relays is greatly improved.
Drawings
The invention will be further described with reference to the following examples with reference to the accompanying drawings.
Fig. 1 is a schematic circuit diagram of the system for detecting reliability of the parallel state switch of the relay of the present invention.
Fig. 2 is a circuit diagram of the power module of the present invention.
Fig. 3 is a circuit diagram of the relay connection module of the present invention.
Fig. 4 is a circuit diagram of the relay abnormal communication detection module of the present invention.
Fig. 5 is a circuit diagram of the abnormal state signal holding module of the present invention.
Fig. 6 is a circuit diagram of the abnormal state signal clearing module of the present invention.
Fig. 7 is a circuit diagram of the abnormal state signal reminding module of the present invention.
Fig. 8 is a flow chart of the working principle of the present invention.
Detailed Description
The technical scheme in the embodiment of the application has the following general idea: two relays to be tested which are in control connection with the relay connecting module through the power supply module are switched between a normally open point and a normally closed point, state signals (conduction states of the normally open point and the normally closed point) of the relay connecting module are collected and amplified through the relay abnormal communication detection module, the abnormal state signal reminding module is input after the state signals are kept and operated through the abnormal state signal keeping module, the abnormal state signal reminding module converts the state signals into optical signals to be visually displayed, the normally open point and the normally closed point of the parallel state of the relays are detected, and therefore the reliability of the parallel use of the relays is improved.
Referring to fig. 1 to 8, a preferred embodiment of a system for detecting reliability of a parallel state switch of a relay according to the present invention includes a power module, a relay connection module, a relay abnormal connection detection module, an abnormal state signal keeping module, an abnormal state signal clearing module, and an abnormal state signal reminding module; the power supply module is used for controlling a power supply switch of the relay to be tested so as to switch the relay to be tested between a normally open point and a normally closed point; the relay connecting module is used for connecting the two relays to be tested and enabling the relays to be tested to be in a parallel connection state; the relay abnormal communication detection module is used for detecting whether a normally open point and a normally closed point of the relay to be detected are communicated or not; the abnormal state signal holding module is arranged to hold the state signal detected by the relay abnormal communication detection module due to the short conduction time of the normally-on point and the normally-off point; the abnormal state signal clearing module is used for initializing the abnormal state signal holding module, namely clearing the state signal; the abnormal state signal reminding module is used for reminding a detection result;
one end of the relay connecting module is connected with the power supply module, and the other end of the relay connecting module is connected with the relay abnormal communication detection module; one end of the abnormal state signal holding module is connected with the relay abnormal communication detection module, and the other end of the abnormal state signal holding module is connected with the abnormal state signal clearing module and the abnormal state signal reminding module.
The power module comprises a resistor R5, a resistor R6, a switch K3, a capacitor C5 and a MOS transistor Q1;
one end of the switch K3 is connected with the resistor R5, and the other end of the switch K3 is connected with the capacitor C5, the resistor R6 and the grid electrode of the MOS transistor Q1; the resistor R6 is connected with the source electrode of the MOS transistor Q1 and grounded; the capacitor C5 is grounded; the drain of the MOS transistor Q1 is connected to the relay connection terminal K1 of the relay connection module and the pin 8 of the relay connection terminal K2.
The relay connection module comprises a current-limiting resistor R1, a current sampling resistor R2, a diode D1, a diode D4, a relay connection terminal K1 and a relay connection terminal K2; the current limiting resistor R1 is a current limiting resistor of a normally open loop and a normally closed loop and is used for avoiding the damage of a large current generated by short-time communication in the detection process to the relay to be detected; the current sampling resistor R2 is used for detecting whether current impact occurs in a loop formed by a normally open point and a normally closed point, and further judging whether a transient conduction state exists between the normally open point and the normally closed point;
The relay abnormal communication detection module comprises an operational amplifier U1, a resistor R3, a resistor R4, a capacitor C1, a capacitor C2, a capacitor C3 and a capacitor C4; the model of the operational amplifier U1 is preferably AD 8421; the resistor R4 is used for adjusting the amplification factor of the operational amplifier U1;
The abnormal state signal holding module comprises an operational amplifier U2A, an operational amplifier U2B, a resistor R7, a resistor R8, a resistor R9, a resistor R13, a resistor R14, a resistor R15, a resistor R16, a resistor R17, a resistor R19, a resistor R20, a capacitor C6, a capacitor C7, a capacitor C8, a capacitor C9, a capacitor C10, a triode Q3 and a triode Q4; the resistor R20 is used for discharging the capacitor C10, and the discharging speed of the capacitor C10 is adjusted by adjusting the resistance value of the resistor R20;
the output end of a pin of the operational amplifier U2A is connected with a resistor R13 and a resistor R16, the negative input end of the operational amplifier U2 is connected with a resistor R9 and an emitter of a triode Q3, the positive input end of the operational amplifier U2 is connected with a resistor R15, the negative power end of the operational amplifier U2 is connected with a capacitor C6 and a capacitor C7, and the positive power end of the operational amplifier U2 is connected with a capacitor C8 and a capacitor C9; the capacitor C6, the capacitor C7, the capacitor C8 and the capacitor C9 are connected with each other and grounded; the resistor R15 is connected with a pin 7 of an operational amplifier U1 of the relay abnormal communication detection module;
the base electrode of the triode Q3 is connected with the resistor R13 and the base electrode of the triode Q4, and the collector electrode of the triode Q3 is connected with the resistor R8; one end of the resistor R7 is connected with the resistor R8, and the other end of the resistor R7 is connected with the collector of the triode Q4;
the positive input end of the operational amplifier U2B is connected with a resistor R20, a capacitor C10, an emitter of a triode Q4 and a drain electrode of a MOS tube Q6 of the abnormal state signal clearing module, the negative input end is connected with a resistor R14 and a resistor R17, and the output end is connected with a resistor R19 and a gate electrode of the resistor R18, a resistor R12 and a PMOS tube Q2 of the abnormal state signal reminding module; the resistor R14, the resistor R16, the resistor R19, the resistor R20 and the capacitor C10 are all grounded.
The abnormal state signal clearing module comprises a MOS transistor Q6, a resistor R22, a resistor R23, a capacitor C11 and a switch K4;
the drain of the MOS transistor Q6 is connected with the TP2 end point of the abnormal state signal holding module, the source is connected with the resistor R23 and is grounded, and the gate is connected with one end of the resistor R23, the capacitor C11 and the switch K4; the other end of the switch K4 is connected with a resistor R22; the capacitor C11 is connected to ground.
The abnormal state signal reminding module comprises a PMOS tube Q2, an NMOS tube Q5, a resistor R10, a resistor R11, a resistor R12, a resistor R18, a resistor R21, a light-emitting diode D2 and a light-emitting diode D3; the resistance values of the resistor R10 and the resistor R11 are set based on the current required by the light emitting diode D2 and the light emitting diode D3;
the drain of the PMOS tube Q2 is connected with the resistor R10, the gate is connected with the resistor R12, the resistor R18 and the pin 7 of the operational amplifier U2B of the abnormal state signal holding module, and the source is connected with the resistor R11 and the resistor R12; the anode of the light-emitting diode D2 is connected with the resistor R10, and the cathode of the light-emitting diode D2 is grounded; the anode of the light emitting diode D3 is connected with the resistor R11, and the cathode of the light emitting diode D3 is connected with the drain of the NMOS tube Q5; the gate of the NMOS transistor Q5 is connected to the resistor R18 and the resistor R21, and the source is connected to the resistor R21 and grounded.
The light emitting diode D2 is a green light emitting diode; the light emitting diode D3 is a red light emitting diode; when the detection system detects that the normally-open point and the normally-closed point have the instant conducting state, the light-emitting diode D3 is lightened, otherwise, the light-emitting diode D2 is lightened and used for indicating the detection result.
The working principle of the utility model comprises the following steps:
s10, connecting the two relays to be tested with a relay connecting terminal K1 and a relay connecting terminal K2 of the relay connecting module respectively to enable the two relays to be tested to be in a parallel connection state;
s20, pressing a switch K3 of the power supply module to control the on-off state of the MOS tube Q1, and further switching the relay to be tested between a normally open point and a normally closed point;
step S30, the relay abnormal communication detection module collects the state signal through the current sampling resistor R2 and inputs the state signal into the abnormal state signal holding module; the state signal is used for indicating whether a normally-open point and a normally-closed point are conducted or not; when the normally-open point and the normally-closed point are conducted, a voltage difference (state signal) IS formed at two ends (IS + and IS-) of the current sampling resistor R2, and a voltage value IS subjected to gain amplification through the operational amplifier U1 to output a voltage VOUT-1;
step S40, the abnormal state signal holding module holds the state signal and inputs the abnormal state signal reminding module;
step S50, the abnormal state signal reminding module controls the light emitting diode D2 or the light emitting diode D3 to light up based on the state signal;
and S60, pressing the switch K4 of the abnormal state signal clearing module to conduct the MOS transistor Q6, further initializing the abnormal state signal keeping module, completing the detection of two relays to be detected, and detecting the next group of relays to be detected.
The step S40 specifically includes:
the state signal (voltage VOUT-1) is input into a pin 3 of the operational amplifier U2A through a resistor R15, and based on the virtual short virtual break principle of the operational amplifier, a pin 1 of the operational amplifier U2A outputs positive voltage to conduct a triode Q3, so that the voltages of the pins 2 and 3 of the operational amplifier U2A are kept consistent; pin 1 of the operational amplifier U2A simultaneously outputs a positive voltage to the base of the transistor Q4 to turn on the transistor Q4; the +12V power supply charges the capacitor C10 through the resistor R7 and the triode Q4 in sequence, so that the voltage of the capacitor C10 is quickly raised;
when the current impact generated by instant conduction of the normally-open point and the normally-closed point disappears, the pin 1 of the operational amplifier U2A no longer outputs positive voltage, the triode Q4 is in a cut-off state, the capacitor C10 is not charged, the capacitor C10 slowly discharges through the resistor R20 and the pin 5 of the operational amplifier U2B, and the operational amplifier U2B keeps outputting a voltage VOUT-2 close to the positive power supply to the abnormal state signal reminding module.
The step S50 specifically includes:
when the voltage (voltage VOUT-2) of the state signal is maintained in the period close to the positive power supply, the PMOS tube Q2 is in a cut-off state, the NMOS tube Q5 is in a conducting state, the light-emitting diode D3 lights (red light), and the light-emitting diode D2 does not light, which shows that the two relays to be tested which are connected in parallel have normally-open points and normally-closed point conducting states at the moment of switching;
when the voltage of the capacitor C10 is lower than the divided voltage formed by the resistor R14 and the resistor R17, the operational amplifier U2B keeps outputting a voltage VOUT-2 close to the power supply negative power supply to the abnormal state signal reminding module, the PMOS transistor Q2 is in a conducting state, the NMOS transistor Q5 is in a blocking state, the light emitting diode D2 lights up (green light), the light emitting diode D3 does not light up, which indicates that the two parallel relays to be tested do not have a normally-on point and a normally-off point conducting state at the moment of switching.
The step S60 specifically includes:
the switch K4 of the abnormal state signal clearing module is pressed to turn on the MOS transistor Q6, and the capacitor C10 is rapidly discharged until the voltage drops to 0V, thereby completing the initialization of the abnormal state signal holding module.
To sum up, the utility model has the advantages that:
the two relays to be tested are connected through the relay connection module, so that the two relays to be tested are in a parallel state, the relays to be tested are controlled by the power supply module to be switched between a normally open point and a normally closed point, when the normally open point and the normally closed point are conducted, current, namely a state signal, is generated on the current sampling resistor R2, the state signal is amplified by the relay abnormal communication detection module and kept by the abnormal state signal keeping module in sequence, the abnormal state signal reminding module is input, the abnormal state signal reminding module visually displays the state signal through the on-off states of the light-emitting diode D2 and the light-emitting diode D3, whether the normally open point and the normally closed point are in a conduction state can be quickly judged through the on-off states of the light-emitting diode D2 and the light-emitting diode D3, and finally the detection on-off states of the normally open point and the normally closed point of the relays in a parallel state is realized, the high-current impact generated in the parallel use process of the relays is avoided, and the parallel use reliability of the relays is greatly improved.
Although specific embodiments of the present invention have been described, it will be understood by those skilled in the art that the specific embodiments described are illustrative only and are not limiting upon the scope of the invention, and that equivalent modifications and variations can be made by those skilled in the art without departing from the spirit of the invention, which is to be limited only by the claims appended hereto.
Claims (8)
1. The utility model provides a relay parallel state switch reliability detecting system which characterized in that: the system comprises a power supply module, a relay connection module, a relay abnormal communication detection module, an abnormal state signal holding module, an abnormal state signal clearing module and an abnormal state signal reminding module;
one end of the relay connecting module is connected with the power supply module, and the other end of the relay connecting module is connected with the relay abnormal communication detection module; one end of the abnormal state signal holding module is connected with the relay abnormal communication detection module, and the other end of the abnormal state signal holding module is connected with the abnormal state signal clearing module and the abnormal state signal reminding module.
2. The relay parallel state switch reliability detection system of claim 1, wherein: the power module comprises a resistor R5, a resistor R6, a switch K3, a capacitor C5 and a MOS transistor Q1;
one end of the switch K3 is connected with the resistor R5, and the other end of the switch K3 is connected with the capacitor C5, the resistor R6 and the grid electrode of the MOS transistor Q1; the resistor R6 is connected with the source electrode of the MOS transistor Q1 and grounded; the capacitor C5 is grounded; and the drain electrode of the MOS tube Q1 is connected with the relay connection module.
3. The relay parallel state switch reliability detection system of claim 1, wherein: the relay connection module comprises a current-limiting resistor R1, a current sampling resistor R2, a diode D1, a diode D4, a relay connection terminal K1 and a relay connection terminal K2;
pins 1, 2, 3, 4, 5, 6, 7 and 8 of the relay connecting terminal K1 are respectively connected with pins 1, 7, 6, 5, 4, 3, 2 and 8 of the relay connecting terminal K2; the anode of the diode D1 is connected with the pin 8 of the relay connecting terminal K1 and the power supply module, and the cathode of the diode D1 is connected with the pin 1 of the relay connecting terminal K2; the anode of the diode D4 is connected with the pin 8 of the relay connecting terminal K2 and the power supply module, and the cathode of the diode D4 is connected with the pin 1 of the relay connecting terminal K1; the current limiting resistor R1 is connected with pins 4 and 5 of the relay connecting terminal K1; one end of the current sampling resistor R2 is connected with pins 2 and 7 of the relay connecting terminal K2 and the relay abnormal communication detection module, and the other end of the current sampling resistor R2 is connected with the relay abnormal communication detection module and grounded;
pin 3 of the relay connecting terminal K1 is connected with pin 6, and pin 2 is connected with pin 7; pin 4 of the relay connection terminal K2 is connected to pin 5, and pin 3 is connected to pin 6.
4. The relay parallel state switch reliability detection system of claim 1, wherein: the relay abnormal communication detection module comprises an operational amplifier U1, a resistor R3, a resistor R4, a capacitor C1, a capacitor C2, a capacitor C3 and a capacitor C4; the model of the operational amplifier U1 is AD 8421;
pins 1 and 4 of the operational amplifier U1 are connected with a relay connection module, pins 2 and 3 are respectively connected with two ends of a resistor R4, a pin 5 is connected with a capacitor C1 and a capacitor C2, a pin 6 is connected with a resistor R3 and grounded, a pin 7 is connected with a resistor R3 and an abnormal state signal holding module, and a pin 8 is connected with a capacitor C3 and a capacitor C4; the capacitor C1, the capacitor C2, the capacitor C3 and the capacitor C4 are connected to each other and grounded.
5. The relay parallel state switch reliability detection system of claim 1, wherein: the abnormal state signal holding module comprises an operational amplifier U2A, an operational amplifier U2B, a resistor R7, a resistor R8, a resistor R9, a resistor R13, a resistor R14, a resistor R15, a resistor R16, a resistor R17, a resistor R19, a resistor R20, a capacitor C6, a capacitor C7, a capacitor C8, a capacitor C9, a capacitor C10, a triode Q3 and a triode Q4;
the output end of a pin of the operational amplifier U2A is connected with a resistor R13 and a resistor R16, the negative input end of the operational amplifier U2 is connected with a resistor R9 and an emitter of a triode Q3, the positive input end of the operational amplifier U2 is connected with a resistor R15, the negative power end of the operational amplifier U2 is connected with a capacitor C6 and a capacitor C7, and the positive power end of the operational amplifier U2 is connected with a capacitor C8 and a capacitor C9; the capacitor C6, the capacitor C7, the capacitor C8 and the capacitor C9 are connected with each other and grounded; the resistor R15 is connected with the abnormal communication detection module of the relay;
the base electrode of the triode Q3 is connected with the resistor R13 and the base electrode of the triode Q4, and the collector electrode of the triode Q3 is connected with the resistor R8; one end of the resistor R7 is connected with the resistor R8, and the other end of the resistor R7 is connected with the collector of the triode Q4;
the positive input end of the operational amplifier U2B is connected with the resistor R20, the capacitor C10, the emitter of the triode Q4 and the abnormal state signal clearing module, the negative input end is connected with the resistor R14 and the resistor R17, and the output end is connected with the resistor R19 and the abnormal state signal reminding module; the resistor R14, the resistor R16, the resistor R19, the resistor R20 and the capacitor C10 are all grounded.
6. The relay parallel state switch reliability detection system of claim 1, wherein: the abnormal state signal clearing module comprises a MOS transistor Q6, a resistor R22, a resistor R23, a capacitor C11 and a switch K4;
the drain of the MOS tube Q6 is connected with the abnormal state signal holding module, the source is connected with the resistor R23 and grounded, and the gate is connected with one end of the resistor R23, the capacitor C11 and the switch K4; the other end of the switch K4 is connected with a resistor R22; the capacitor C11 is connected to ground.
7. The relay parallel state switch reliability detection system of claim 1, wherein: the abnormal state signal reminding module comprises a PMOS tube Q2, an NMOS tube Q5, a resistor R10, a resistor R11, a resistor R12, a resistor R18, a resistor R21, a light-emitting diode D2 and a light-emitting diode D3;
the drain electrode of the PMOS tube Q2 is connected with a resistor R10, the grid electrode of the PMOS tube Q2 is connected with a resistor R12, a resistor R18 and an abnormal state signal holding module, and the source electrode of the PMOS tube Q2 is connected with a resistor R11 and a resistor R12; the anode of the light-emitting diode D2 is connected with the resistor R10, and the cathode of the light-emitting diode D2 is grounded; the anode of the light emitting diode D3 is connected with the resistor R11, and the cathode of the light emitting diode D3 is connected with the drain of the NMOS tube Q5; the gate of the NMOS transistor Q5 is connected to the resistor R18 and the resistor R21, and the source is connected to the resistor R21 and grounded.
8. The relay parallel state switch reliability detection system of claim 7, wherein: the light emitting diode D2 is a green light emitting diode; the light emitting diode D3 is a red light emitting diode.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202122026008.3U CN217112620U (en) | 2021-08-26 | 2021-08-26 | Relay parallel state switch reliability detection system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202122026008.3U CN217112620U (en) | 2021-08-26 | 2021-08-26 | Relay parallel state switch reliability detection system |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN217112620U true CN217112620U (en) | 2022-08-02 |
Family
ID=82576728
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202122026008.3U Active CN217112620U (en) | 2021-08-26 | 2021-08-26 | Relay parallel state switch reliability detection system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN217112620U (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113740724A (en) * | 2021-08-26 | 2021-12-03 | 福建星云电子股份有限公司 | Relay parallel state switch reliability detection system and method |
-
2021
- 2021-08-26 CN CN202122026008.3U patent/CN217112620U/en active Active
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113740724A (en) * | 2021-08-26 | 2021-12-03 | 福建星云电子股份有限公司 | Relay parallel state switch reliability detection system and method |
| CN113740724B (en) * | 2021-08-26 | 2024-08-06 | 福建星云电子股份有限公司 | Relay parallel state switch reliability detection system and method |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101581764B (en) | Key press detecting circuit | |
| CN101351719B (en) | Device for monitoring cell voltage | |
| CN103490374B (en) | Mass production test device and short-circuit current foldback circuit thereof | |
| CN105301491B (en) | State monitoring circuit of circuit breaker with auxiliary contacts | |
| CN100530875C (en) | Electric equipment protecting means | |
| CN217112620U (en) | Relay parallel state switch reliability detection system | |
| CN104635102A (en) | Electronic component detection device and detection method thereof | |
| CN103683178A (en) | Data center equipment and over-current and under-voltage protection circuit thereof | |
| CN207516929U (en) | Switching on and shutting down control circuit and mobile terminal | |
| CN113740724B (en) | Relay parallel state switch reliability detection system and method | |
| CN209132405U (en) | Switching-on and switching-off state detection circuit | |
| CN207265995U (en) | It is a kind of to use the key switch electromechanics road with ena-bung function linear voltage regulator | |
| CN206558439U (en) | A kind of direct insertion electronic type auxiliary reclay | |
| CN105929744A (en) | Startup and shutdown circuit and household appliance | |
| CN205670240U (en) | Startup and shutdown circuit and household appliance | |
| CN112285535B (en) | Testing device and testing method for disconnecting link remote control loop | |
| CN209513999U (en) | A kind of test device of nonpolarity stem grafting dot circuit | |
| CN209281387U (en) | Plug the lighting jig of control circuit and display panel | |
| CN210535133U (en) | Electricity-consumption troubleshooting demonstration device | |
| CN210775808U (en) | Positive and negative connection detection circuit of battery and electronic equipment with charging function | |
| CN208580396U (en) | Data dump device and computer | |
| CN207460126U (en) | A kind of switching circuit carried out through same interface signal input and output | |
| CN207148212U (en) | A kind of voltage detecting circuit | |
| CN204362015U (en) | A kind of switching circuit with delay power function | |
| CN206788317U (en) | On-off circuit for circuit board testing |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GR01 | Patent grant | ||
| GR01 | Patent grant |