CN216289482U - Pulse generator with adjustable time and amplitude - Google Patents

Pulse generator with adjustable time and amplitude Download PDF

Info

Publication number
CN216289482U
CN216289482U CN202121585360.4U CN202121585360U CN216289482U CN 216289482 U CN216289482 U CN 216289482U CN 202121585360 U CN202121585360 U CN 202121585360U CN 216289482 U CN216289482 U CN 216289482U
Authority
CN
China
Prior art keywords
time
output
adjustable
sma
amplitude
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202121585360.4U
Other languages
Chinese (zh)
Inventor
王洁
丁宝钢
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shanghai Yuqing Intelligent Technology Co ltd
Original Assignee
Shanghai Yuqing Intelligent Technology Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shanghai Yuqing Intelligent Technology Co ltd filed Critical Shanghai Yuqing Intelligent Technology Co ltd
Priority to CN202121585360.4U priority Critical patent/CN216289482U/en
Application granted granted Critical
Publication of CN216289482U publication Critical patent/CN216289482U/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Semiconductor Lasers (AREA)

Abstract

The utility model provides a time and amplitude adjustable pulse generator which comprises two first SMA interfaces, wherein the two first SMA interfaces are respectively and electrically connected with the input end of a signal regulator, the output ends of the two signal regulators are connected with an FPGA chip, the output end of the FPGA chip is sequentially and respectively connected with an adjustable amplifier, a fixed amplifier and a second SMA interface through DAC double channels to form two detection circuits, and the FPGA chip is also connected with a UART serial port; one path of detection voltage is set to be continuously adjustable within the range of 200-250ms without time delay to output continuous rectangular waves, and the division value of time is 1 mu s; the output voltage set by the other detection circuit is delayed for 0-20ms, is continuously adjustable and has a division value greater than 100 ms. The utility model adopts a flexible control program, can realize the precise control of the time and the amplitude of two paths of signals, and can realize the precise adjustment of the time difference of two paths of output signals by utilizing the FPGA to precisely control the time; each trigger signal can be amplified independently.

Description

Pulse generator with adjustable time and amplitude
Technical Field
The utility model belongs to the technical field of laser control, and particularly relates to a pulse generator with adjustable time and amplitude.
Background
In an optical experiment, two laser signals are often needed to be used, the time difference of the two laser signals for triggering the laser to emit light is accurately known, and the required physical information can be accurately acquired.
Two-path laser that uses at present adopts two-path pulse that commercial signal source sent as trigger signal, but two-path pulse signal that sends with the signal source, the time difference can only be controlled at the ms level, needs more accurate time control, and the price of signal source is just very expensive to the volume of signal source is also very big, is unfavorable for portable experiment.
For an optical system, the precision is not enough in the prior art, the use is inconvenient, and the price is high.
SUMMERY OF THE UTILITY MODEL
The utility model aims to adopt a flexible control program to realize the accurate control of the time and the amplitude of two paths of signals, and the FPGA can be used for accurately controlling the time to realize the accurate adjustment of the time difference of two paths of output signals; each trigger signal can be amplified independently.
In order to achieve the purpose, the utility model adopts the following technical scheme:
a pulse generator with adjustable time and amplitude comprises two first SMA interfaces, wherein the two first SMA interfaces are respectively and electrically connected with the input end of a signal regulator, the output ends of the two signal regulators are connected with an FPGA chip, the output end of the FPGA chip is sequentially and respectively connected with an adjustable amplifier, a fixed amplifier and a second SMA interface through a DAC double channel to form two detection circuits, and the FPGA chip is further connected with a UART serial port; one path of detection voltage is set to be continuously adjustable within the range of 200-250ms without time delay to output continuous rectangular waves, and the division value of time is 1 mu s; the output voltage set by the other detection circuit is delayed for 0-20ms, is continuously adjustable and has a division value greater than 100 ms.
The device also comprises a power module and an LED prompting lamp, wherein the power module adopts a PXI/PXIe case 12V for power supply.
Preferably, the frequency range of the signal accessed by the first SMA interface is 1 Hz-3 kHz, 1kHz, and TTL standard level input is adopted.
Preferably, the output voltage range of the second SMA interface is 0-1.5V, the voltage is continuously adjustable, and the interval is 0.001V; and the factory setting calibration of the output voltages of the two second SMA interfaces is 0V.
Has the advantages that: compared with the prior art, the utility model has the following advantages:
firstly, the time difference of two paths of trigger signals can be accurately controlled due to the adoption of a new pulse generator with adjustable time and adjustable amplitude; the independent control and the accurate voltage regulation of the output voltage of the two trigger signals can be realized.
And secondly, the time-adjustable and amplitude-adjustable pulse generator is used, so that the cost of the photoelectric system can be greatly reduced.
Drawings
In order to more clearly illustrate the technical solutions in the embodiments of the present invention, the drawings needed to be used in the description of the embodiments will be briefly introduced below, and it is obvious that the drawings in the following description are only some embodiments of the present invention, and it is obvious for those skilled in the art to obtain other drawings based on these drawings without inventive exercise.
Fig. 1 is a schematic structural diagram provided in an embodiment of the present application.
Detailed Description
In order to facilitate understanding of those skilled in the art, the present invention will be further described with reference to the following examples and drawings, which are not intended to limit the present invention.
Examples
As shown in fig. 1, this embodiment provides a time and amplitude adjustable pulse generator, which includes two first SMA interfaces, where the two first SMA interfaces are respectively electrically connected to input ends of signal conditioners, output ends of the two signal conditioners are connected to an FPGA chip, an output end of the FPGA chip is sequentially and respectively connected to an adjustable amplifier, a fixed amplifier, and a second SMA interface through DAC dual channels to form two detection circuits, and the FPGA chip is further connected to a UART serial port; one path of detection voltage is set to be continuously adjustable within the range of 200-250ms without time delay to output continuous rectangular waves, and the division value of time is 1 mu s; the output voltage set by the other detection circuit is delayed for 0-20ms, is continuously adjustable and has a division value greater than 100 ms.
The device also comprises a power module and an LED (light emitting diode) prompting lamp, wherein the power module adopts a PXI/PXIe case 12V for power supply.
The frequency range of the signal accessed by the first SMA interface is 1 Hz-3 kHz, 1kHz, and TTL standard level input is adopted.
The output voltage range of the second SMA interface is 0-1.5V, the voltage is continuously adjustable, and the interval is 0.001V; and the factory setting calibration of the output voltages of the two second SMA interfaces is 0V.
The working principle of the utility model is as follows:
1 path of input signals is divided into 2 paths of output signals; outputting two signal voltage ranges: 0.0-1.5V, voltage is continuously adjustable, and the interval is as follows: the voltage setting of the two paths is independent, and the default output of the two paths is 0.0V;
one signal is used for simultaneously controlling 2 paths of signal output, the two paths of output signals respectively control the enabling of the laser, and the sequence of the two enabling can be accurately controlled.
The specific embodiments described herein are merely illustrative of the spirit of the utility model. Various modifications or additions may be made to the described embodiments or alternatives may be employed by those skilled in the art without departing from the spirit or ambit of the utility model as defined in the appended claims.

Claims (4)

1. A time and amplitude adjustable pulse generator, includes two first SMA interfaces, its characterized in that: the two first SMA interfaces are respectively and electrically connected with the input end of a signal regulator, the output ends of the two signal regulators are connected with an FPGA chip, the output end of the FPGA chip is sequentially and respectively connected with an adjustable amplifier, a fixed amplifier and a second SMA interface through a DAC double channel to form two detection circuits, and the FPGA chip is also connected with a UART serial port; one path of detection voltage is set to be continuously adjustable within the range of 200-250ms without time delay to output continuous rectangular waves, and the division value of time is 1 mu s; the output voltage set by the other detection circuit is delayed for 0-20ms, is continuously adjustable and has a division value greater than 100 ms.
2. A time and amplitude adjustable pulse generator as defined in claim 1, wherein: the LED power supply also comprises a power supply module and an LED prompting lamp, wherein the power supply module adopts a PXI/PXIe case 12V for power supply.
3. A time and amplitude adjustable pulse generator as defined in claim 1, wherein: the frequency range of the signal accessed by the first SMA interface is 1 Hz-3 kHz, 1kHz, and TTL standard level input is adopted.
4. A time and amplitude adjustable pulse generator as defined in claim 1, wherein: the output voltage range of the second SMA interface is 0-1.5V, the voltage is continuously adjustable, and the interval is 0.001V; and the factory setting calibration of the output voltages of the two second SMA interfaces is 0V.
CN202121585360.4U 2021-07-13 2021-07-13 Pulse generator with adjustable time and amplitude Active CN216289482U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202121585360.4U CN216289482U (en) 2021-07-13 2021-07-13 Pulse generator with adjustable time and amplitude

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202121585360.4U CN216289482U (en) 2021-07-13 2021-07-13 Pulse generator with adjustable time and amplitude

Publications (1)

Publication Number Publication Date
CN216289482U true CN216289482U (en) 2022-04-12

Family

ID=81058275

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202121585360.4U Active CN216289482U (en) 2021-07-13 2021-07-13 Pulse generator with adjustable time and amplitude

Country Status (1)

Country Link
CN (1) CN216289482U (en)

Similar Documents

Publication Publication Date Title
US11272588B2 (en) Dimming signal processing circuit having multiple functions
CN102917194B (en) TV and constant-current control device thereof
CN102570296B (en) Drive circuit of laser diode
CN102695339A (en) LED (light-emitting diode) drive circuit with high efficient and high power factor
CN101599715A (en) Dynamic bipolar drive power supply for piezoelectric ceramics and implementation method
CN107621895B (en) Electromagnetic input device
CN102196621B (en) LED dimming circuit
CN216289482U (en) Pulse generator with adjustable time and amplitude
CN210868222U (en) Digital dimming control chip, digital dimming control circuit and control system
US10588199B2 (en) Digital addressable lighting interface (DALI) and power device comprising same
CN101424951A (en) Low cost high precision numerical control constant-current source
CN110719669A (en) High-power LED drive circuit applied to high-speed communication
CN210128717U (en) ADN 8835-based light-emitting diode temperature control device for fiber-optic gyroscope
CN102625538B (en) Constant current LED (light-emitting diode) signal conditioning circuit
CN103605226A (en) Backlight source adjusting circuit and liquid crystal display device
CN109302777B (en) LED dimming device and dimming system
CN109587423B (en) Backlight starting circuit
CN209472791U (en) A kind of All-in-One dim signal processing circuit
CN203884027U (en) LED constant current driving circuit for multipath adaptive load
CN110049596A (en) A kind of pulse input detection circuit for white light LEDs light modulation
CN105517241A (en) Method for switching brightness of LED lamp and LED lamp brightness switching device
CN209545960U (en) A kind of chip testing light-source control system
CN110391589B (en) Current driving circuit and current control method
CN208337966U (en) A kind of temperature-adjusting circuit for laser range finder light source
CN103118467A (en) High-power LED constant current driving circuit and parameter algorithm thereof

Legal Events

Date Code Title Description
GR01 Patent grant
GR01 Patent grant