CN215121003U - 4K four-in four-out HDMI matrix system - Google Patents

4K four-in four-out HDMI matrix system Download PDF

Info

Publication number
CN215121003U
CN215121003U CN202121419923.2U CN202121419923U CN215121003U CN 215121003 U CN215121003 U CN 215121003U CN 202121419923 U CN202121419923 U CN 202121419923U CN 215121003 U CN215121003 U CN 215121003U
Authority
CN
China
Prior art keywords
hdmi
chip
chips
input ports
model
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN202121419923.2U
Other languages
Chinese (zh)
Inventor
吕海
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shenzhen Onway Technology Co ltd
Original Assignee
Shenzhen Onway Technology Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shenzhen Onway Technology Co ltd filed Critical Shenzhen Onway Technology Co ltd
Priority to CN202121419923.2U priority Critical patent/CN215121003U/en
Application granted granted Critical
Publication of CN215121003U publication Critical patent/CN215121003U/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Stored Programmes (AREA)

Abstract

The utility model provides a 4K four-in four-out HDMI matrix system, which comprises a main control chip, two 4K HDMI two-in four-out chips and two 4K HDMI four-in two-out chips, wherein the main control chip is respectively connected with the two 4K HDMI two-in four-out chips and the two 4K HDMI four-in two-out chips; two input ports and four output ports are respectively arranged on the two 4K HDMI two-in four-out chips, four input ports and two output ports are respectively arranged on the two 4K HDMI four-in two-out chips, and the two input ports on each 4K HDMI two-in four-out chip are respectively used as the input ports of the product HDMI. The utility model has the advantages that: the utility model discloses make up into the matrix with four independent HDMI chips, the master control chip detects the control switching HDMI passageway behind the button, realizes four HDMI matrixes of advancing of 4K, and the total cost is with much lower than single-chip on the market with low costs, the sexual valence relative altitude.

Description

4K four-in four-out HDMI matrix system
Technical Field
The utility model relates to the field of electronic technology, especially, relate to a four HDMI matrix systems that advance of 4K.
Background
The HDMI matrix is a high-performance broadband matrix switch device designed for HDMI digital image and audio signal transmission switching, and can randomly select one or more paths of input signals to be respectively output to one or more paths of display devices.
The special chip supporting the 4K four-in four-out HDMI matrix in the market at present is very expensive, the single chip power consumption is large, the heating is serious, a radiating fin with a large size must be added usually, and the miniaturization of the product is not facilitated.
SUMMERY OF THE UTILITY MODEL
The utility model provides a 4K four-in four-out HDMI matrix system, which comprises a main control chip, two 4K HDMI two-in four-out chips and two 4K HDMI four-in two-out chips, wherein the main control chip is respectively connected with the two 4K HDMI two-in four-out chips and the two 4K HDMI four-in two-out chips; two 4K HDMI two advance four and respectively are equipped with two input ports, four delivery outlets on going out the chip, two 4K HDMI four advances two and respectively is equipped with four input ports, two delivery outlets on going out the chip, every two input ports on 4K HDMI two advances four play chips are as the input port of product HDMI respectively, one of them four output ports on 4K HDMI two advances four play chips respectively with two the four input ports on 4K HDMI four advances two play chips link to each other, another four output ports on 4K HDMI two advances four play chips respectively with two another two input ports on 4K HDMI four advances two play chips link to each other, every two output ports on 4K HDMI four advances two play chips are as the HDMI delivery outlet of product respectively.
As a further improvement of the utility model, this four HDMI matrix systems that advance of 4K include many I2C buses, be equipped with a plurality of I2C interfaces on the main control chip, I2C interface be used for with the I2C bus links to each other, the main control chip passes through the I2C bus is connected to every HDMI two respectively and advances four chips and every 4K HDMI four advances two chips.
As a further improvement of the present invention, the number of the I2C buses is four, and the number of the I2C interfaces is four.
As a further improvement of the utility model, the two-in-four-out chip model of 4K HDMI is GSV2006, the four-in-two-out chip model of 4K HDMI is GSV 2008.
As a further improvement of the utility model, the main control chip is STM32F030 series chip.
The utility model has the advantages that: the utility model discloses a four HDMI matrix systems that advance of 4K make up into the matrix with four independent HDMI chips, and the master control chip detects the control switching HDMI passageway behind the button, realizes four HDMI matrixes that advance of 4K, does not need the additional fin of quota, and the overall cost is with much lower costs than single-chip on the market, the sexual valence relative altitude.
Drawings
FIG. 1 is a block diagram of the present invention;
FIG. 2 is a circuit diagram of the main control chip of the present invention;
fig. 3 is a circuit diagram of a GSV2008 chip of the present invention;
fig. 4 is a circuit diagram of the GSV2006 chip of the present invention.
Detailed Description
As shown in fig. 1, the utility model discloses a 4K four-in four-out HDMI matrix system, which comprises a main control chip 1, two 4K HDMI two-in four-out chips 2, and two 4K HDMI four-in two-out chips 3, wherein the main control chip 1 is respectively connected with the two 4K HDMI two-in four-out chips 2 and the two 4K HDMI four-in two-out chips 3; two 4K HDMI two-in four-out chips 2 are respectively provided with two input ports and four output ports, two 4K HDMI four-in two-out chips 3 are respectively provided with four input ports and two output ports, two input ports on each 4K HDMI two-in four-out chip 2 are respectively used as input ports of a product HDMI (the HDMI input ports comprise HDMIIN1, HDMIIN2, HDMIIN3 and HDMIIN4), wherein four output ports on one 4K HDMI two-in four-out chip 2 are respectively connected with two input ports on two 4K HDMI four-in two-out chips 3, four output ports on the other 4K HDMI two-in four-out chip 2 are respectively connected with the other two input ports on two 4K HDMI four-in two-out chips 3, and two output ports on each 4K HDMI four-in two-out chip 3 are respectively used as output ports of the product HDMI (the output ports comprise HDMIOUT1, HDMIOUT, and HDMIIN four-out ports), HDMIOUT2, HDMIOUT3, HDMIOUT 4).
The 4K four-in four-out HDMI matrix system comprises a plurality of I2C buses, a plurality of I2C interfaces are arranged on a main control chip 1, the I2C interfaces are used for being connected with the I2C buses, and the main control chip 1 is respectively connected to each HDMI two-in four-out chip 2 and each 4K HDMI four-in four-out chip 3 through the I2C buses.
(avoid sharing the I2C bus to control the HDMI chip, which results in slow initialization and delayed images).
The I2C buses are four, and specifically include I2C1, I2C2, I2C3, and I2C4, where I2C1 and I2C2 are connected to two GSVs 2008, and I2C3 and I2C4 are connected to two GSVs 2006, respectively.
The 2 models of the 4K HDMI two-in four-out chips are GSV2006, and the 3 models of the 4K HDMI four-in two-out chips are GSV 2008.
Master control chip 1 is STM32F030 series chip, and specific model is: STM32F030CCT 6.
The working principle is as follows:
the method comprises the steps that 1, GSV2006 supports 4K HDMI two-in four-out, GSV2008 supports 4K HDMI four-in two-out, the input of two GSVs 2006 is used as a product HDMI input port, the output of the two GSVs enters two HDMI input ports of two GSVs 2008 respectively, the output of the GSV2008 is used as a product HDMI output port, and a 4X4 HDMI matrix is formed.
STM32F030CCT6 supports multichannel I2C interface, and four ways I2C are connected to GSV2006 and GSV2008 respectively, after detecting that the user pressed corresponding button or infrared remote control input, switch HDMI chip inner channel through I2C control, light corresponding pilot lamp, realize the matrix function.
Specifically, the method comprises the following steps:
input ports on the two GSVs 2006 are RXA and RXB respectively, and output ports are TXA, TXB, TXC and TXD respectively; input ports on the two GSVs 2008 are RXA, RXB, RXC and RXD respectively, and output ports are TXA and TXB respectively; input ports RXA and RXB on one GSV2006 are respectively connected with the HDMI1 and the HDMI2, and input ports RXA and RXB on the other GSV2006 are respectively connected with the HDMI3 and the HDMI 4; output ports TXA and TXB on one of the GSVs 2006 are connected to input ports RXA and RXB on one of the GSVs 2008, respectively, and output ports TXC and TXD are connected to input ports RXA and RXB on the other GSV2008, respectively; output ports TXA, TXB on the other GSV2006 are connected to input ports RXC, RXD on one of the GSVs 2008, respectively, and output ports TXC, TXD are connected to input ports TXC, TXD on the other GSV2008, respectively; output ports TXA, TXB on one GSV2008 are connected to HDMIOUT1, HDMIOUT2, respectively, and output ports TXA, TXB on the other GSV2008 are connected to HDMIOUT3, HDMIOUT4, respectively.
The utility model has the advantages that: the utility model discloses a four HDMI matrix systems that advance of 4K make up into the matrix with four independent HDMI chips, and the master control chip detects the control switching HDMI passageway behind the button, realizes four HDMI matrixes that advance of 4K, does not need the additional fin of quota, and the overall cost is with much lower costs than single-chip on the market, the sexual valence relative altitude.
The foregoing is a more detailed description of the present invention, taken in conjunction with the specific preferred embodiments thereof, and it is not intended that the invention be limited to the specific embodiments shown and described. To the utility model belongs to the technical field of ordinary technical personnel, do not deviate from the utility model discloses under the prerequisite of design, can also make a plurality of simple deductions or replacement, all should regard as belonging to the utility model discloses a protection scope.

Claims (5)

1. The utility model provides a four HDMI matrix systems of advancing of 4K, its characterized in that: the device comprises a main control chip (1), two 4K HDMI two-in four-out chips (2) and two 4K HDMI four-in two-out chips (3), wherein the main control chip (1) is respectively connected with the two 4K HDMI two-in four-out chips (2) and the two 4K HDMI four-in two-out chips (3); two 4K HDMI two-in four-out chip (2) are respectively provided with two input ports and four output ports, two 4K HDMI four-in two-out chip (3) are respectively provided with four input ports and two output ports, each input port on the 4K HDMI two-in four-out chip (2) is respectively used as the input port of the product HDMI, one of the four output ports on the 4K HDMI two-in four-out chip (2) is respectively connected with two input ports on the 4K HDMI four-in two-out chip (3), the other four output ports on the 4K HDMI two-in four-out chip (2) are respectively connected with two other two input ports on the 4K HDMI four-in two-out chip (3), and each output port on the 4K HDMI four-in two-out chip (3) is respectively used as the output port of the product.
2. The 4K four-in four-out HDMI matrix system of claim 1, wherein: the 4K four-in four-out HDMI matrix system comprises a plurality of I2C buses, a plurality of I2C interfaces are arranged on a main control chip (1), the I2C interfaces are used for being connected with the I2C buses, and the main control chip (1) is connected to each HDMI two-in four-out chip (2) and each 4K HDMI four-in two-out chip (3) through the I2C buses respectively.
3. The 4K four-in four-out HDMI matrix system of claim 2, wherein: the number of the I2C buses is four, and the number of the I2C interfaces is four.
4. The 4K four-in four-out HDMI matrix system of claim 1, wherein: the model of the 4K HDMI two-in four-out chip (2) is GSV2006, and the model of the 4K HDMI four-in two-out chip (3) is GSV 2008.
5. The 4K four-in four-out HDMI matrix system of claim 1, wherein: the main control chip (1) is an STM32F030 series chip.
CN202121419923.2U 2021-06-24 2021-06-24 4K four-in four-out HDMI matrix system Expired - Fee Related CN215121003U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202121419923.2U CN215121003U (en) 2021-06-24 2021-06-24 4K four-in four-out HDMI matrix system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202121419923.2U CN215121003U (en) 2021-06-24 2021-06-24 4K four-in four-out HDMI matrix system

Publications (1)

Publication Number Publication Date
CN215121003U true CN215121003U (en) 2021-12-10

Family

ID=79311353

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202121419923.2U Expired - Fee Related CN215121003U (en) 2021-06-24 2021-06-24 4K four-in four-out HDMI matrix system

Country Status (1)

Country Link
CN (1) CN215121003U (en)

Similar Documents

Publication Publication Date Title
EP2715984B1 (en) Daisy chain devices and systems for digital signal switching and distribution
WO2009039384A3 (en) Computer system with multiple terminals
CN110351509B (en) Multi-channel high-bandwidth data exchange method based on FPGA (field programmable Gate array) stack
CN101082896A (en) Control method and device between master-salve module
CN102098453A (en) Video streaming control system of multi-screen processor cascading extended system
CN201607923U (en) LED video processing and amplifying integration control device
CN110784664A (en) Large-scale video display control matrix equipment based on channel multiplexing technology
CN215121003U (en) 4K four-in four-out HDMI matrix system
CN201467372U (en) Digital high-definition optical transceiver
CN210781064U (en) Large-scale video display control matrix equipment based on channel multiplexing technology
CN203313298U (en) Signal switching apparatus
CN104918024B (en) Crosspoint matrix systems and its data processing method
CN209419721U (en) A kind of common source grouping output splicing device
CN201039353Y (en) Selection recognition circuit for multi-channel signal source interface
CN113411641A (en) Data transmission method, receiving method, sending end, receiving end and communication system
CN104902194A (en) Video/audio signal channel switching device
CN209710214U (en) Display controller
CN204990284U (en) Switching device
CN211239967U (en) Display controller, display control system and LED display system
CN210958542U (en) Distributed image processing device
CN203387601U (en) Plug-in type high definition hybrid matrix device with central control function
CN215344816U (en) Audio and video data processing equipment
CN111464766B (en) Video processor and display system
CN203251363U (en) Module with display integration, superposition and switching functions
CN218273863U (en) LED display device

Legal Events

Date Code Title Description
GR01 Patent grant
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20211210