CN214669301U - Low-cost PWM waveform voltage acquisition circuit - Google Patents
Low-cost PWM waveform voltage acquisition circuit Download PDFInfo
- Publication number
- CN214669301U CN214669301U CN202120325686.7U CN202120325686U CN214669301U CN 214669301 U CN214669301 U CN 214669301U CN 202120325686 U CN202120325686 U CN 202120325686U CN 214669301 U CN214669301 U CN 214669301U
- Authority
- CN
- China
- Prior art keywords
- series
- amplifier
- resistor
- pin
- photoelectric coupler
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Landscapes
- Amplifiers (AREA)
Abstract
The utility model discloses a low-cost PWM waveform voltage acquisition circuit, including the ADC template, ADC template outer wall is equipped with that INPUT6 opens into the acquisition point and INPUT7 opens into the acquisition point, INPUT6 opens into acquisition point output and first photoelectric coupler INPUT electric connection, the INPUT electric connection of first photoelectric coupler output and first amplifier and second amplifier, INPUT7 opens into acquisition point output and second photoelectric coupler INPUT electric connection, the INPUT electric connection of second photoelectric coupler output and third amplifier and fourth amplifier. The utility model discloses a convert PWM voltage to and open into collection formula to reduce the collection degree of difficulty of gathering the return circuit, gather with the low-speed opto-coupler and replace linear opto-coupler to gather, realize level signal conversion and gather, with the manufacturing cost who reduces the collection return circuit, make this circuit reach the purpose of low-cost efficient.
Description
Technical Field
The utility model relates to an alternating-current charging stake technical field specifically is a low-cost PWM waveform voltage acquisition circuit.
Background
PWM, which is referred to as pulse width modulation for short, is a very efficient technique for controlling analog circuits using the digital output of a microprocessor, and is widely used in many fields ranging from measurement, communication, to power control and conversion. The PWM control technique is the most widely used control method for power electronics technology due to its advantages of simple and flexible control and good dynamic response, and is also a hot spot of research. Since the development of the current scientific technology has no boundary between disciplines, combining the modern control theory idea or realizing the non-resonant wave switching technology will become one of the main directions for the development of the PWM control technology.
At present, after voltage collection of PWM waveforms is mainly isolated by means of a linear optocoupler, levels are collected through an ADC (analog to digital converter), in the method, the ADC module needs to be familiar with for use, the price of the linear optocoupler is more than dozens of times higher than that of the common optocoupler, and the alternating-current charging pile only needs to judge whether the current voltage is one of 12v, 6v and 9v, so that the method is designed for detecting the voltage of the PWM waveforms.
SUMMERY OF THE UTILITY MODEL
An object of the utility model is to provide a low-cost PWM waveform voltage acquisition circuit to solve the problem that proposes among the above-mentioned background art.
In order to solve the technical problem, the utility model provides a following technical scheme: a low-cost PWM waveform voltage acquisition circuit comprises an ADC template, wherein an INPUT6 open acquisition point and an INPUT7 open acquisition point are arranged on the outer wall of the ADC template, the INPUT6 open acquisition point and the INPUT7 open acquisition point are respectively electrically connected with the ADC module, the output end of the INPUT6 open acquisition point is electrically connected with the INPUT end of a first photoelectric coupler, the output end of the first photoelectric coupler is electrically connected with the INPUT ends of a first amplifier and a second amplifier, the first amplifier and the second amplifier are connected in parallel, the output end of the first amplifier is connected with a first voltage sampling point in series, the output end of the second amplifier is connected with a second voltage sampling point in series, the output end of the INPUT7 open acquisition point is electrically connected with the INPUT end of the second photoelectric coupler, the output end of the second photoelectric coupler is electrically connected with the INPUT ends of a third amplifier and a fourth amplifier, the third amplifier is connected with the fourth amplifier in parallel, the output end of the third amplifier is connected with the third voltage sampling point in series, and the output end of the fourth amplifier is connected with the fourth voltage sampling point in series.
Further, the output end of the INPUT6, which is opened into the collecting point, is connected in series with the 3 pin of the first photocoupler and the first resistor, the first resistor is connected with the first photoelectric coupler in parallel, a pin 4 of the first photoelectric coupler is connected with a first voltage in series, pin 1 of the first photoelectric coupler is connected with the second resistor in series, pin 2 of the first photoelectric coupler is connected with pin 3 of the first triode in series, the pin 1 of the first triode is connected with a third resistor in series, the third resistor is connected with the pin 1 of the first amplifier in series, the 2 pin of the first amplifier is connected with a fourth resistor and a fifth resistor in series, the fourth resistor and the fifth resistor are connected in parallel, and the 3 pins of the first amplifier are connected with the first voltage sampling point in series, the 4 pins of the first amplifier are connected with a first capacitor in series, and the output end of the first capacitor is grounded.
Further, pin 2 of the first triode is connected in series with pin 3 of the second triode, pin 2 of the second triode is grounded, pin 1 of the second triode is connected in series with a sixth resistor, the output end of the sixth resistor is connected in series with pin 7 of the second amplifier, pin 5 of the second amplifier is connected in series with a seventh resistor and an eighth resistor, the seventh resistor and the eighth resistor are connected in parallel, and pin 6 of the second amplifier is connected in series with the second voltage sampling point.
Further, the output end of the INPUT7, which is open to the sampling point, is connected in series with pin 3 of the second photocoupler and a ninth resistor, the ninth resistor is connected in parallel with the second photocoupler, pin 4 of the second photocoupler is connected in series with a second voltage, pin 1 of the second photocoupler is connected in series with a tenth resistor, pin 2 of the second photocoupler is connected in series with pin 3 of the third triode, pin 1 of the third triode is connected in series with an eleventh resistor, the output end of the eleventh resistor is connected in series with pin 8 of the third amplifier, pin 9 of the third amplifier is connected in series with a twelfth resistor and a thirteenth resistor, the twelfth resistor and the thirteenth resistor are connected in parallel, and pin 10 of the third amplifier is connected in series with the third voltage sampling point.
Furthermore, pin 2 of the third triode is connected in series with pin 3 of the fourth triode, pin 2 of the fourth triode is grounded, pin 1 of the fourth triode is connected in series with a fourteenth resistor, the output end of the fourteenth resistor is connected in series with pin 14 of the fourth amplifier, pin 12 of the fourth amplifier is connected in series with a fifteenth resistor and a sixteenth resistor, the fifteenth resistor is connected in parallel with the sixteenth resistor, and pin 13 of the fourth amplifier is connected in series with the fourth voltage sampling point.
Furthermore, the first photoelectric coupler and the second photoelectric coupler are both TLINPUT785 photoelectric couplers, and the circuit can achieve the best effect at the lowest manufacturing cost.
Compared with the prior art, the utility model discloses the beneficial effect who reaches is:
1. the utility model discloses a convert PWM voltage to and open into collection formula to reduce the collection degree of difficulty of gathering the return circuit, gather with the low-speed opto-coupler and replace linear opto-coupler to gather, realize level signal conversion and gather, with the manufacturing cost who reduces the collection return circuit, make this circuit reach the purpose of low-cost efficient.
Drawings
The accompanying drawings are included to provide a further understanding of the invention, and are incorporated in and constitute a part of this specification, illustrate embodiments of the invention, and together with the description serve to explain the invention and not to limit the invention. In the drawings:
fig. 1 is a circuit diagram of an INPUT6 pick-up point of the present invention;
fig. 2 is a circuit diagram of the INPUT7 of the present invention;
Detailed Description
The technical solutions in the embodiments of the present invention will be described clearly and completely with reference to the accompanying drawings in the embodiments of the present invention, and it is obvious that the described embodiments are only some embodiments of the present invention, not all embodiments. Based on the embodiments in the present invention, all other embodiments obtained by a person skilled in the art without creative work belong to the protection scope of the present invention.
Referring to fig. 1-2, the present invention provides a technical solution: a low-cost PWM waveform voltage acquisition circuit comprises an ADC template, wherein an INPUT6 open acquisition point and an INPUT7 open acquisition point are arranged on the outer wall of the ADC template, the INPUT6 open acquisition point and the INPUT7 open acquisition point are respectively electrically connected with the ADC module, the output end of the INPUT6 open acquisition point is electrically connected with the INPUT end of a first photoelectric coupler, the output end of the first photoelectric coupler is electrically connected with the INPUT ends of a first amplifier and a second amplifier, the first amplifier and the second amplifier are connected in parallel, the output end of the first amplifier is connected with a first voltage sampling point in series, the output end of the second amplifier is connected with a second voltage sampling point in series, the output end of the INPUT7 open acquisition point is electrically connected with the INPUT end of the second photoelectric coupler, the output end of the second photoelectric coupler is electrically connected with the INPUT ends of a third amplifier and a fourth amplifier, the third amplifier is connected with the fourth amplifier in parallel, the output end of the third amplifier is connected with the third voltage sampling point in series, and the output end of the fourth amplifier is connected with the fourth voltage sampling point in series.
The output end of the INPUT6 which is opened into the collection point is connected with the 3 pin of the first photoelectric coupler and the first resistor in series, the first resistor is connected with the first photoelectric coupler in parallel, a pin 4 of the first photoelectric coupler is connected with a first voltage in series, pin 1 of the first photoelectric coupler is connected with the second resistor in series, pin 2 of the first photoelectric coupler is connected with pin 3 of the first triode in series, the pin 1 of the first triode is connected with a third resistor in series, the third resistor is connected with the pin 1 of the first amplifier in series, the 2 pin of the first amplifier is connected with a fourth resistor and a fifth resistor in series, the fourth resistor and the fifth resistor are connected in parallel, and the 3 pins of the first amplifier are connected with the first voltage sampling point in series, the 4 pins of the first amplifier are connected with a first capacitor in series, and the output end of the first capacitor is grounded.
The second amplifier is characterized in that pins 2 of the first triode are connected in series with pins 3 of the second triode, pins 2 of the second triode are grounded, pin 1 of the second triode is connected in series with a sixth resistor, the output end of the sixth resistor is connected in series with pins 7 of the second amplifier, pin 5 of the second amplifier is connected in series with a seventh resistor and an eighth resistor, the seventh resistor and the eighth resistor are connected in parallel, and pin 6 of the second amplifier is connected in series with the second voltage sampling point.
The output end of the INPUT7, which is connected to the sampling point, is connected in series with the pin 3 of the second photoelectric coupler and a ninth resistor, the ninth resistor is connected in parallel with the second photoelectric coupler, the pin 4 of the second photoelectric coupler is connected in series with a second voltage, the pin 1 of the second photoelectric coupler is connected in series with a tenth resistor, the pin 2 of the second photoelectric coupler is connected in series with the pin 3 of a third triode, the pin 1 of the third triode is connected in series with an eleventh resistor, the output end of the eleventh resistor is connected in series with the pin 8 of the third amplifier, the pin 9 of the third amplifier is connected in series with a twelfth resistor and a thirteenth resistor, the twelfth resistor and the thirteenth resistor are connected in parallel, and the pin 10 of the third amplifier is connected in series with the third voltage sampling point.
The 2 pin of the third triode is connected with the 3 pin of the fourth triode in series, the 2 pin of the fourth triode is grounded, the 1 pin of the fourth triode is connected with a fourteenth resistor in series, the output end of the fourteenth resistor is connected with the 14 pin of the fourth amplifier in series, the 12 pin of the fourth amplifier is connected with a fifteenth resistor and a sixteenth resistor in series, the fifteenth resistor is connected with the sixteenth resistor in parallel, and the 13 pin of the fourth amplifier is connected with the fourth voltage sampling point in series.
The first photoelectric coupler and the second photoelectric coupler are both TLINPUT785 photoelectric couplers, and the circuit can achieve the best effect with the lowest manufacturing cost.
The specific implementation mode is as follows: when the circuit is used, when the circuit is manufactured, the first amplifier, the second amplifier, the third amplifier and the fourth amplifier are all amplifiers of LM324DT model, and the first triode, the second triode, the third triode and the fourth triode are all triodes of SS8050 model, so that the circuit can achieve better use effect, each collecting point is connected with a voltage to be detected, the voltage is used for detecting the current PWM voltage, and three conditions can occur in the detection process: 1. when the voltage at the collection point is 6V, INPUT6 is at high level, and INPUT7 is at low level; 2. when the voltage at the collection point is 9V, INPUT7 is at high level, and INPUT6 is at low level; 3. when the voltage at the collection point is 12V, INPUT6 is low, and INPUT7 is low; because the use of alternating-current charging stake only need judge whether current voltage is 12v, 6v, 9v in can, so can judge current PWM voltage condition according to the height of opening into the level, convenient and fast and low in manufacturing cost, through converting PWM voltage into the collection formula of opening into, with the collection degree of difficulty that reduces the collection return circuit, gather with the low-speed opto-coupler and replace linear opto-coupler and gather, realize level signal conversion and gather, with the manufacturing cost who reduces the collection return circuit, make this circuit reach low-cost efficient purpose.
The utility model discloses a theory of operation:
referring to specification attached drawing 1-2, the utility model discloses a convert PWM voltage to open into the collection formula to reduce the collection degree of difficulty of gathering the return circuit, gather with the low-speed opto-coupler and replace linear opto-coupler to gather, realize level signal conversion and gather, with the manufacturing cost who reduces the collection return circuit, make this circuit reach low-cost efficient purpose.
It is noted that, herein, relational terms such as first and second, and the like may be used solely to distinguish one entity or action from another entity or action without necessarily requiring or implying any actual such relationship or order between such entities or actions. Also, the terms "comprises," "comprising," or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process, method, article, or apparatus.
Finally, it should be noted that: although the present invention has been described in detail with reference to the foregoing embodiments, it will be apparent to those skilled in the art that modifications may be made to the embodiments described in the foregoing embodiments, or equivalents may be substituted for elements thereof. Any modification, equivalent replacement, or improvement made within the spirit and principle of the present invention should be included in the protection scope of the present invention.
Claims (6)
1. The utility model provides a low-cost PWM waveform voltage acquisition circuit, includes the ADC template, its characterized in that: the outer wall of the ADC template is provided with an INPUT6 sampling point and an INPUT7 sampling point, the INPUT6 sampling point and the INPUT7 sampling point are electrically connected with the ADC module respectively, the output end of the INPUT6 sampling point is electrically connected with the INPUT end of a first photoelectric coupler, the output end of the first photoelectric coupler is electrically connected with the INPUT ends of a first amplifier and a second amplifier, the first amplifier is connected with the second amplifier in parallel, the output end of the first amplifier is connected with a first voltage sampling point in series, the output end of the second amplifier is connected with a second voltage sampling point in series, the output end of the INPUT7 sampling point is electrically connected with the INPUT end of the second photoelectric coupler, the output end of the second photoelectric coupler is electrically connected with the INPUT ends of a third amplifier and a fourth amplifier, the third amplifier is connected with the fourth amplifier in parallel, the output end of the third amplifier is connected with the third voltage sampling point in series, and the output end of the fourth amplifier is connected with the fourth voltage sampling point in series.
2. The low-cost PWM waveform voltage acquisition circuit according to claim 1, wherein: the output end of the INPUT6 which is opened into the collection point is connected with the 3 pin of the first photoelectric coupler and the first resistor in series, the first resistor is connected with the first photoelectric coupler in parallel, a pin 4 of the first photoelectric coupler is connected with a first voltage in series, pin 1 of the first photoelectric coupler is connected with the second resistor in series, pin 2 of the first photoelectric coupler is connected with pin 3 of the first triode in series, the pin 1 of the first triode is connected with a third resistor in series, the third resistor is connected with the pin 1 of the first amplifier in series, the 2 pin of the first amplifier is connected with a fourth resistor and a fifth resistor in series, the fourth resistor and the fifth resistor are connected in parallel, and the 3 pins of the first amplifier are connected with the first voltage sampling point in series, the 4 pins of the first amplifier are connected with a first capacitor in series, and the output end of the first capacitor is grounded.
3. The low-cost PWM waveform voltage acquisition circuit according to claim 2, wherein: the second amplifier is characterized in that pins 2 of the first triode are connected in series with pins 3 of the second triode, pins 2 of the second triode are grounded, pin 1 of the second triode is connected in series with a sixth resistor, the output end of the sixth resistor is connected in series with pins 7 of the second amplifier, pin 5 of the second amplifier is connected in series with a seventh resistor and an eighth resistor, the seventh resistor and the eighth resistor are connected in parallel, and pin 6 of the second amplifier is connected in series with the second voltage sampling point.
4. The low-cost PWM waveform voltage acquisition circuit according to claim 1, wherein: the output end of the INPUT7, which is connected to the sampling point, is connected in series with the pin 3 of the second photoelectric coupler and a ninth resistor, the ninth resistor is connected in parallel with the second photoelectric coupler, the pin 4 of the second photoelectric coupler is connected in series with a second voltage, the pin 1 of the second photoelectric coupler is connected in series with a tenth resistor, the pin 2 of the second photoelectric coupler is connected in series with the pin 3 of a third triode, the pin 1 of the third triode is connected in series with an eleventh resistor, the output end of the eleventh resistor is connected in series with the pin 8 of the third amplifier, the pin 9 of the third amplifier is connected in series with a twelfth resistor and a thirteenth resistor, the twelfth resistor and the thirteenth resistor are connected in parallel, and the pin 10 of the third amplifier is connected in series with the third voltage sampling point.
5. The low-cost PWM waveform voltage acquisition circuit according to claim 4, characterized in that: the 2 pin of the third triode is connected with the 3 pin of the fourth triode in series, the 2 pin of the fourth triode is grounded, the 1 pin of the fourth triode is connected with a fourteenth resistor in series, the output end of the fourteenth resistor is connected with the 14 pin of the fourth amplifier in series, the 12 pin of the fourth amplifier is connected with a fifteenth resistor and a sixteenth resistor in series, the fifteenth resistor is connected with the sixteenth resistor in parallel, and the 13 pin of the fourth amplifier is connected with the fourth voltage sampling point in series.
6. The low-cost PWM waveform voltage acquisition circuit according to claim 5, characterized in that: the first photoelectric coupler and the second photoelectric coupler are both TLINPUT785 type photoelectric couplers.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202120325686.7U CN214669301U (en) | 2021-02-04 | 2021-02-04 | Low-cost PWM waveform voltage acquisition circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202120325686.7U CN214669301U (en) | 2021-02-04 | 2021-02-04 | Low-cost PWM waveform voltage acquisition circuit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN214669301U true CN214669301U (en) | 2021-11-09 |
Family
ID=78445446
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202120325686.7U Active CN214669301U (en) | 2021-02-04 | 2021-02-04 | Low-cost PWM waveform voltage acquisition circuit |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN214669301U (en) |
-
2021
- 2021-02-04 CN CN202120325686.7U patent/CN214669301U/en active Active
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101951716B (en) | Constant-on-time primary side constant-current control device for LED driver with high power factor | |
| CN201805600U (en) | Primary-side constant-current control device of LED driver | |
| CN103063979B (en) | Load open-circuit detection circuit | |
| EP3136114A1 (en) | Method and device for detecting current of inductor of pfc circuit | |
| CN101556295A (en) | Voltage linear isolation detection method and circuit | |
| CN108896897B (en) | A kind of two end transit time device Steady-state Parameters measuring devices | |
| CN202261024U (en) | Intelligent type DC high voltage generator | |
| CN214669301U (en) | Low-cost PWM waveform voltage acquisition circuit | |
| CN211720479U (en) | Signal conditioning circuit for transmitting electric quantity alternating current | |
| CN108241129A (en) | Switching power supply output filter capacitor monitoring device and method | |
| CN1601910B (en) | So H2 line-frequency synchronous reverse integration A/D converter | |
| CN211978012U (en) | Converter circuit of low-conductivity electromagnetic flowmeter | |
| CN211014450U (en) | Electrical quantity acquisition device of power distribution equipment | |
| CN103762984A (en) | Non-communication type remote analog acquisition device | |
| CN208969157U (en) | A kind of DC voltage measuring device | |
| CN109302194B (en) | Mbus host receiving circuit | |
| CN203313045U (en) | Large-power switch power supply drive circuit | |
| CN201335856Y (en) | Voltage-current converting circuit | |
| CN215866871U (en) | AC power line carrier communication device | |
| CN218886021U (en) | Alternating current-direct current multichannel voltage current detection circuitry | |
| CN221485536U (en) | Board card level application verification device of single-channel optocoupler | |
| CN217404378U (en) | Positive and negative bus voltage isolation acquisition circuit | |
| CN203882140U (en) | A V-PWM converting circuit | |
| CN213934011U (en) | Output current frequency and phase detection circuit | |
| CN101551938B (en) | Voltage-current transformation method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GR01 | Patent grant | ||
| GR01 | Patent grant |