CN2143791Y - Automatic correcting time digit electronic clock - Google Patents
Automatic correcting time digit electronic clock Download PDFInfo
- Publication number
- CN2143791Y CN2143791Y CN 92237912 CN92237912U CN2143791Y CN 2143791 Y CN2143791 Y CN 2143791Y CN 92237912 CN92237912 CN 92237912 CN 92237912 U CN92237912 U CN 92237912U CN 2143791 Y CN2143791 Y CN 2143791Y
- Authority
- CN
- China
- Prior art keywords
- circuit
- time
- pulse
- correct time
- electronic clock
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Electric Clocks (AREA)
Abstract
The utility model provides an automatic timing electronic clock which is an automatic timing system arranged in the circuit of an electronic clock, and is composed of a receiving circuit, a frequency selective amplifying circuit, a forming circuit of timing pulse, an identification circuit of timing pulse periods, an identification circuit of timing pulse numbers and an output circuit of timing signals. A standard time signal, which is broadcast by a radio station, is received by the receiving circuit of the system, and after the frequency selection, amplification, shaping and identification, a timing signal is output to the counting circuit of the electronic clock; as a result, the automatic timing of the digital electronic clock can be realized. The utility model has the advantages of reasonable circuit design, reliable operating performance, and low power expenditure. The electric clock is applied to traffic departments, institutions and public places.
Description
The utility model provides a kind of automatic correcting time digital electronic clock, belongs to the clock and watch technology of physical field.
The mechanical clock that tradition is used, since the wearing and tearing of mechanical component in using, the erosion of greasy dirt, and grown service time, can produce bigger error.The use of digital electronic clock has improved the precision of clock and watch timing greatly, but, because the fluctuation of power supply, particularly temperature is to forming digital electronic clock electronic devices and components Effect on Performance, make digital electronic clock still exist away time error, walk time error, the standard time signal that utilizes wireless station to broadcast in order to overcome, when carrying out artificial school, this is common and the most the most frequently used way.But this calibration method is cumbersome and coarse.
The purpose of this utility model is to provide a kind of digital electronic clock that utilizes the standard time signal automatic correcting time of wireless station's broadcast.
The automatic correcting time digital electronic clock that the utility model provides is the digital electronic clock of forming by second signal circuit, counting circuit, decoder driver circuit, display circuit, one automatic correcting time circuit is set before the circuit, and this automatic correcting time circuit comprises time signal receiving circuit, frequency selection circuit, the identification of the recurrence interval identification circuit that gives the correct time, the pulse number that gives the correct time and correcting delay signal output circuit.The time signal receiving circuit of this system is by the break-make of its power supply of SCR control.After the receiving circuit that gives the correct time receives the time signal of wireless station, the frequency circuit frequency-selecting of sending to be elected is amplified, then by the pulse shaping circuit shaping of giving the correct time, send into recurrence interval identification circuit identification, after the identification circuit identification of pulse cycle, send into pulse number identification and correcting delay signal output circuit counting, when last sound gives the correct time end-of-pulsing, by this circuit correcting delay signal of counting circuit output in digital electronic clock circuit, electronic clock automatic correcting time.Time signal receiving circuit in this automatically alarming system has adopted radio radio reception circuit, frequency selection circuit to adopt operational amplifier IC
1, IC
2And two double-T networks that twin-T network is formed, by schmitt trigger IC
3, IC
4Formed the pulse shaping circuit that gives the correct time; By two ten digit counter IC
5, be connected to IC
5The AND circuit IC of output terminal
6, IC
7, IC
8Be connected to IC
6Output and counter IC
5Reset the input between diode D
4Formed the recurrence interval identification circuit that gives the correct time; By counter IC
11And be connected to its output and the inverter ic that resets between importing
12, IC
13, diode D
6Give the correct time pulse number identification and correcting delay signal output circuit have been formed.Inverter ic is passed through in the give the correct time output of pulse shaping circuit
10, diode D
3Enter the counter IC of the recurrence interval identification circuit that gives the correct time
5The RESET input.Simultaneously, again as AND circuit IC
9An input signal, the recurrence interval identification circuit is by being connected to IC
5The AND circuit IC of output terminal
7, IC
9To send into counter IC in give the correct time pulse number identification and the correcting delay signal output circuit through the pulse signal that gives the correct time of identification
11Input end of clock, be connected to counter IC in the recurrence interval identification circuit that gives the correct time
5The AND circuit IC of output terminal
8Output by diode D
5With counter IC
11The RESET input join.
The principle of work of automatic correcting time digital electronic clock provided by the utility model is as described below: when wireless station broadcasted the standard time signal before 5 minutes, send trigger pip to the controllable silicon SCR of controlling time signal receiving circuit power connection by the counting circuit of electronic clock
1Trigger electrode makes controllable silicon SCR
1Conducting, the work of time signal receiving circuit, the time signal of reception is delivered to the frequency selection circuit frequency-selecting and is amplified.The pulse signal that gives the correct time that (because time signal totally six, last frequency timekeeping signal is different with the first five, so employing two-way double T frequency selection circuit) are selected is also irregular, for ease of further identification, through two schmitt trigger IC
3, IC
4Carry out shaping.When the pulse height of giving the correct time reaches trigger IC
3On-level the time, trigger IC
3Upset, IC
4The output high level is by reverser IC
10With the counter IC in the recurrence interval identification circuit that gives the correct time
5Open, 0.1 pulse per second (PPS) that second signal circuit is sent here is counted, when counting down to the 9th pulse, be connected to IC
5Output terminal with door IC
7Output high level, AND circuit IC at this moment
9Two input ends be high level, IC
9Be opened the counter IC when producing a rising edge of a pulse and sending in identification of pulse number and the correcting delay signal output circuit
11Counting adds " 1 ".When this time signal disappears, trigger IC in the pulse shaping circuit that gives the correct time
4Output low level, inverter ic
10The output high level is by diode D
3With counter IC in the recurrence interval identification circuit
5Next time signal is waited in zero clearing.At this moment, owing to trigger IC in the pulse shaping circuit that gives the correct time
4Output low level is leading to counter IC in give the correct time pulse number identification and the correcting delay signal output circuit
11The AND circuit IC of input end of clock
9Shut, so no clock signal is to counter IC
11Input does not have correcting delay signal output yet.Like this, each time signal of wireless station is after the reception of time signal receiving circuit, frequency selection circuit frequency-selecting amplification, the pulse shaping circuit shaping of giving the correct time, after the recurrence interval identification circuit identification of giving the correct time, all make counter IC in give the correct time pulse number identification and the correcting delay signal formation circuit
11Counting increase " 1 ".When last sound (being generally the 6th) gives the correct time the pulse arrival, by counter IC
11To correcting delay signal of electronic clock counting circuit output, make the electronic clock automatic correcting time, this output signal is by being connected on counter IC
11Inverter ic between output and the RESET input
12, IC
13After the buffering, through diode D
6With himself zero clearing.Counter IC
11The correcting delay signal of output is also delivered to the controllable silicon SCR of control receiving circuit break-make simultaneously
1Negative electrode, controllable silicon is turn-offed, receiving circuit quits work, and is automatic correcting time next time get ready (the design gets and every day at 9 at 19 clock and watch are carried out twice check and correction).
The automatic correcting time digital electronic clock that the utility model provides can be eliminated the interference of various frequency pulses outside the time signal.Recurrence interval is 2 seconds owing to give the correct time, its semiperiod is to be 1 second the high level phase of keeping, consider that the issuable asynchronous and pulse of giving the correct time of give the correct time pulse and 0.1 second count pulse may change through preceding its width of what circuit, the recurrence interval identification circuit that gives the correct time is got 1.1 seconds and 0.9 second respectively respectively as the upper and lower limit criterion of identification of the pulse width of effectively giving the correct time.For various interfering frequencies, no matter be width less than 0.9 second, still greater than 1.1 seconds disturbing pulse, all do not have correcting delay signal output.Because width is less than 0.9 second interfering frequency pulse, counter IC in the recurrence interval identification circuit
5Meter is less than 9(0.9 second) time just disappeared, and this disturbing pulse can not be being connected to IC
5Output terminal with door IC
9Open, therefore, no signal is carried counter IC to pulse number identification and correcting delay signal output circuit
11To not increase counting.For the disturbing pulse of pulse width greater than 1.1 seconds, though there is signal to be input to give the correct time pulse number identification and correcting delay signal output circuit, when in a single day high level is maintained to counter IC
5Counting up to the corresponding time of 12(is 1.2 seconds) time, be connected to IC
5The IC of output terminal
8The output high level counter IC in the pulse number identification circuit that will give the correct time
11Zero clearing.So no matter which kind of interfering frequency pulse all can not form this correcting delay signal.Because the negative edge triggering mode has been adopted in the design of electronic clock counting circuit of the present utility model, saved and judged fast, the slow identification circuit of electronic clock, simplified circuit, also improved the reliability of circuit working.
Automatic Checking Time Electronic Clock provided by the utility model, circuit design rationally, reliable operation, power consumption be low, realized the repeatedly automatic correcting time of electronic clock more conveniently, can make electronic clock keep punctual state, be applicable to that hotel, school and enterprises and institutions promote the use of.
Description of drawings:
1, the utility model provides the functional-block diagram of automatic correcting time digital electronic clock.
2, the utility model provides the circuit theory diagrams of automatic correcting time digital electronic clock.
The utility model can be by circuit assembling shown in Figure 2, and the frequency selection circuit of circuit shown in Figure 2 has adopted double-T network, can also adopt RC circuit or lc circuit.
Claims (6)
1, a kind of automatic correcting time digital electronic clock, comprise by second signal circuit, counting circuit, the digital electronic clock that decoder driver circuit is formed, it is characterized in that also being provided with on it by the time signal receiving circuit, frequency selection circuit, pulse shaping circuit gives the correct time, giving the correct time, the recurrence interval identification circuit and the pulse number that gives the correct time are discerned and the automatic correcting time circuit of correcting delay signal output circuit composition, receive the time signal of wireless station by the time signal receiving circuit, after the frequency selection circuit frequency-selecting is amplified, pulse shaping circuit shaping when delivering newspaper, the pulse signal that gives the correct time after shaping is by the recurrence interval identification circuit identification of giving the correct time, each pulse of giving the correct time is to the counting of pulse number identification and correcting delay signal output circuit output that the gives the correct time pulse signal that gives the correct time, when last sound gives the correct time the pulse arrival, by correcting delay signal output circuit correcting delay signal of counting circuit output, digital electronic clock automatic correcting time to digital electronic clock.
2, according to the described automatic correcting time digital electronic clock of claim 1, the frequency selection circuit that it is characterized in that described composition automatic correcting time circuit is by operational amplifier IC
1, IC
2Double T selective frequency amplifier circuit with two twin-T networks compositions; The pulse shaping circuit that gives the correct time is the schmitt trigger IC by two serial connections
3, IC
4Form; Give the correct time the recurrence interval identification circuit by two ten digit counter IC
5Reach the AND circuit IC that joins with its output terminal
6, IC
7, IC
8And be connected to AND circuit IC
6Output and counter IC
5Reset the input between diode D
4Form; The number of giving the correct time identification and correcting delay signal output circuit are by counter IC
11And be connected to the inverter ic between its output and the RESET input
12, IC
13, diode D
6Form.
3, automatic correcting time digital electronic clock according to claim 1 and 2 is characterized in that the described pulse shaping circuit that gives the correct time passes through inverter ic
10, diode D
3, the pulse of giving the correct time after the shaping is added to the RESET input of the recurrence interval identification circuit that gives the correct time.
4,, it is characterized in that the cycle of the giving the correct time identification circuit of described composition automatic correcting time circuit, by AND circuit IC according to claim 1 or 2 described automatic correcting time digital electronic clocks
8, IC
9AND circuit IC join with the clock input of pulse number identification and correcting delay signal output circuit with the RESET input respectively
9Two input ends respectively with the output terminal AND circuit IC of the pulse shaping circuit that gives the correct time
7Output terminal join.
5,, it is characterized in that described time signal receiving circuit is by a controllable silicon SCR according to the described automatic correcting time digital electronic clock of claim 1
1Control the break-make of its power supply.
6,, it is characterized in that the counting circuit of described electronic clock has adopted pulse negative edge triggering mode according to the described automatic correcting time digital electronic clock of claim 1.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN 92237912 CN2143791Y (en) | 1992-12-12 | 1992-12-12 | Automatic correcting time digit electronic clock |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN 92237912 CN2143791Y (en) | 1992-12-12 | 1992-12-12 | Automatic correcting time digit electronic clock |
Publications (1)
Publication Number | Publication Date |
---|---|
CN2143791Y true CN2143791Y (en) | 1993-10-13 |
Family
ID=33779057
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN 92237912 Expired - Fee Related CN2143791Y (en) | 1992-12-12 | 1992-12-12 | Automatic correcting time digit electronic clock |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN2143791Y (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102176111A (en) * | 2011-02-11 | 2011-09-07 | 北京鸿仪四方辐射技术有限公司 | Time calibration detecting device and method of programmable controller |
CN104090483A (en) * | 2014-07-29 | 2014-10-08 | 苏州朗昇通信科技有限公司 | Method and device for calibrating time display instrument |
CN107153350A (en) * | 2017-06-07 | 2017-09-12 | 宗仁科技(平潭)有限公司 | Calibrate the control method and system, time calibration device and wrist-watch of electronic watch time |
-
1992
- 1992-12-12 CN CN 92237912 patent/CN2143791Y/en not_active Expired - Fee Related
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102176111A (en) * | 2011-02-11 | 2011-09-07 | 北京鸿仪四方辐射技术有限公司 | Time calibration detecting device and method of programmable controller |
CN102176111B (en) * | 2011-02-11 | 2014-02-12 | 北京鸿仪四方辐射技术股份有限公司 | Time calibration detecting device and method of programmable controller |
CN104090483A (en) * | 2014-07-29 | 2014-10-08 | 苏州朗昇通信科技有限公司 | Method and device for calibrating time display instrument |
CN107153350A (en) * | 2017-06-07 | 2017-09-12 | 宗仁科技(平潭)有限公司 | Calibrate the control method and system, time calibration device and wrist-watch of electronic watch time |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7343255B2 (en) | Dual source real time clock synchronization system and method | |
US4023344A (en) | Automatically corrected electronic timepiece | |
CN101090268B (en) | Method and system for regulating accuracy of crystal vibration frequency using GPS timing pulse | |
EP0911993A3 (en) | TDMA radio terminal capable of adjusting transmit timing by using measured delay time | |
CN2143791Y (en) | Automatic correcting time digit electronic clock | |
CN201569873U (en) | LED digital electronic clock | |
CN113193933A (en) | Sensor network clock synchronization method and device | |
CN102025383A (en) | Signal receiving device and signal receiving method | |
US4204167A (en) | Electronic time piece automatic calibrating device | |
GB2100890A (en) | Automatic correction of electronic timepiece | |
CN201259751Y (en) | Digital calendar having automatic time calibration function | |
CN104460310A (en) | Time service device based on Beidou 2nd generation satellite system | |
CN214799497U (en) | Sensor network clock synchronization device | |
CN2222936Y (en) | Automatic setting device for quartz clock | |
CN218829972U (en) | Isolated external communication awakening circuit | |
CN107145062A (en) | It is a kind of indoor from clock, indoor method of work and indoor and outdoor principal and subordinate's clock satellite time service system from clock | |
CN2326993Y (en) | Master-slave clock connected by electric-power wire net | |
CN107367928A (en) | A kind of outdoor master clock and its method of work for being used to build indoor and outdoor principal and subordinate's clock satellite time service system | |
TWI241801B (en) | A low-power function mode switch device and method thereof | |
JPS5937475B2 (en) | electronic clock | |
RU2003116117A (en) | CENTRAL RADIO COMMUNICATION SYSTEM WITH MOBILE OBJECTS | |
CN106230577B (en) | Method for improving resolution ratios of multiple boards of intelligent network charge interactive terminal | |
CN2378741Y (en) | Synchronous electronic clock | |
CN2143033Y (en) | Time-controlled sound receiver of TV | |
SU1195468A1 (en) | Device for synchronizing m-sequence |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
C19 | Lapse of patent right due to non-payment of the annual fee | ||
CF01 | Termination of patent right due to non-payment of annual fee |