CN214278924U - Simulator for converting USB (Universal Serial bus) to TYPE-C (TYPE-C) interface - Google Patents
Simulator for converting USB (Universal Serial bus) to TYPE-C (TYPE-C) interface Download PDFInfo
- Publication number
- CN214278924U CN214278924U CN202120273159.6U CN202120273159U CN214278924U CN 214278924 U CN214278924 U CN 214278924U CN 202120273159 U CN202120273159 U CN 202120273159U CN 214278924 U CN214278924 U CN 214278924U
- Authority
- CN
- China
- Prior art keywords
- usb
- module
- interface
- type
- uart
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Landscapes
- Information Transfer Systems (AREA)
Abstract
The utility model discloses a simulator for converting USB to TYPE-C interface, which comprises a USB interface, a HUB module, a USB-to-UART module, a USB-to-JTAG module, a USB-to-SWD module and a TYPE-C interface; the output end of the USB interface is connected with the input end of the HUB module, the output end of the HUB module is respectively connected with the input end of the USB-to-UART module, the input end of the USB-to-JTAG module and the input end of the USB-to-SWD module, and the input end of the TYPE-C interface is respectively connected with the output end of the USB-to-UART module, the output end of the USB-to-JTAG module and the output end of the USB-to-SWD module; the simulator integrates data channels with different functions on the same TYPE-C interface, solves the problem that developers need to use different simulators for different chips, reduces the using quantity of USB interfaces at the PC end, reduces the quantity of debugging socket interfaces of circuit boards of corresponding products, and improves the using space of the circuit boards.
Description
Technical Field
The utility model relates to an interface switching technical field especially relates to a USB changes emulator of TYPE-C interface.
Background
FPGA, MCU device on the electric product of current scheme all need have independent debugging socket on the circuit board, and serial communication also needs independent interface, and occupation space is great, is difficult to place, and when wanting to carry out the refresh firmware in later stage, debugging, still need take apart the shell and operate, and waste time increases duty cycle, operates inconveniently.
SUMMERY OF THE UTILITY MODEL
Based on the technical problem that the background art exists, the utility model provides a USB changes emulator of TYPE-C interface, with the data channel integration of different functions on same TYPE-C interface, promoted the usage space of circuit board.
The utility model provides a USB changes emulator of TYPE-C interface, including USB interface, HUB module, USB changes UART module, USB changes JTAG module, USB changes SWD module and TYPE-C interface; the output of USB interface is connected with the input of HUB module, and the output of HUB module is connected with the input that USB changes the UART module, the input that USB changes the JTAG module, the input that USB changes the SWD module respectively, and the input of TYPE-C interface is connected with the output that USB changes the UART module, the output that USB changes the JTAG module, the output that USB changes the SWD module respectively.
Further, the HUB module adopts a SL2_1A chip to expand the USB _ D ± bandwidth of the USB interface into multiple paths.
Further, the USB-to-UART module includes a CP2102 serial port chip, an input end of the CP2102 serial port chip is connected to an output end of the HUB module, an output end of the CP serial port chip is connected to an input end of the TYPE-C interface, and the CP2102 serial port chip is configured to convert USB _ D1 ± data signals obtained by expanding the HUB module into UART signal receiving/transmitting channels UART _ RXD/UART _ TXD of the RS232 standard.
Furthermore, the USB-to-JTAG module comprises an FT245BL chip and an EPM3064A main control chip, wherein the input end of the FT245BL chip is connected with the output end of the HUB module, the output end of the FT245BL chip is connected with the input end of the EPM3064A main control chip, and the output end of the EPM3064A main control chip is connected with the TYPE-C interface; the FT245BL chip is connected with the EPM3064A main control chip and is used for extracting a clock control signal TCK, an input data signal TDI, an output data signal TDO and a data control signal TMS from the USB _ D2 +/-data signals obtained by expanding the HUB module.
Further, the USB to SWD conversion module includes an STM32F103VEH6 main control chip, an input terminal of the STM32F103VEH6 main control chip is connected to an output terminal of the HUB module, an output terminal of the STM32F103VEH6 main control chip is connected to an input terminal of the TYPE-C interface, and the STM32F103VEH6 main control chip is used for extracting a clock control signal SWCLK and a data transmission signal SWDIO from a USB _ D3 ± data signal obtained by expanding the HUB module.
Furthermore, still be provided with A lamp, B lamp, C lamp, D lamp and E lamp on the emulation ware, A lamp and USB interface connection, B lamp with USB changes the UART _ TXD passageway of UART module and is connected, C lamp and USB change the UART _ RXD passageway of UART module and is connected, and D lamp and USB change JTAG module are connected, and the E lamp is connected with USB changes SWD module.
The utility model provides a pair of USB changes emulator of TYPE-C interface's advantage lies in: the utility model discloses the emulator of USB commentaries on classics TYPE-C interface that provides in the structure, the data channel integration with different functions is on same TYPE-C interface, and it only needs to draw required control pin to TYPE _ C interface socket to correspond the product, for example high-speed camera series. The problem of the developer need use different emulators to different chips is solved, the use quantity of the USB interface of the PC end is reduced, the quantity of debugging socket interfaces of corresponding product circuit boards is reduced, the use space of the circuit boards is improved, the debugging of product chip programs, the updating of firmware, the control communication of serial ports and other work can be carried out without disassembling products under the condition that attractive TYPE-C interfaces are led out from product shells, and the work cycle is shortened.
Drawings
Fig. 1 is a schematic structural view of the present invention;
FIG. 2 is a schematic structural view of a HUB module;
FIG. 3 is a schematic structural diagram of a USB-to-UART module;
FIG. 4 is a schematic diagram of a USB-to-JTAG module;
FIG. 5 is a schematic structural diagram of a USB to SWD module;
FIG. 6 is a schematic structural diagram of a TYPE-C interface;
the USB interface module comprises a 1-USB interface, a 2-HUB module, a 3-USB-to-UART module, a 4-USB-to-JTAG module, a 5-USB-to-SWD module and a 6-TYPE-C interface.
Detailed Description
The technical solutions of the present invention are explained in detail below with reference to specific embodiments, and many specific details are set forth in the following description to provide a thorough understanding of the present invention. The present invention can be embodied in many other forms than those specifically described herein, and it will be apparent to those skilled in the art that similar modifications can be made without departing from the spirit and scope of the invention.
As shown in fig. 1 to 6, the emulator for converting USB to TYPE-C interface provided by the present invention comprises a USB interface 1, a HUB module 2, a USB to UART module 3, a USB to JTAG module 4, a USB to SWD module 5, and a TYPE-C interface 6; the output of USB interface 1 is connected with the input of HUB module 2, and the output of HUB module 2 is connected with USB commentaries on classics UART module 3's input, USB commentaries on classics JTAG module 4's input, USB commentaries on classics SWD module 5's input respectively, and TYPE-C interface 6's input is connected with USB commentaries on classics UART module 3's output, USB commentaries on classics JTAG module 4's output, USB commentaries on classics SWD module 5's output respectively.
Under the general condition, inside often using FPGA, the MCU cooperation of electric products such as linear array camera, area array camera, some in order to add serial communication function, can use one of them function at least, the data channel integration of this application with different functions is on same TYPE-C interface 6, and it only needs to draw required control pin to TYPE _ C interface socket to correspond the product, for example high-speed camera series. The problem of the developer need use different emulators to different chips is solved, the use quantity of the USB interfaces 1 at the PC end is reduced, the quantity of debugging socket interfaces of corresponding product circuit boards is reduced, the use space of the circuit boards is improved, the debugging of product chip programs, the updating of firmware, the control communication of serial ports and other work can be carried out without disassembling products under the condition that attractive TYPE-C interfaces are led out from product shells, and the work cycle is shortened.
The application sets three conversion modes, namely a USB-to-UART module 3, a USB-to-JTAG module 4 and a USB-to-SWD module 5, is suitable for products with any one of three functions or three different combination functions, but not limited to three, and 4, 5 or more conversion modules can be arranged in parallel to meet the product requirements of the combination containing more than three functions. By connecting the USB interface 1 to the PC terminal, the TYPE-C interface 6 is connected to the product terminal, so that the debugging of the product terminal by the PC terminal is realized.
Further, the HUB module 2 adopts a SL2_1A chip to expand the USB _ D ± bandwidth of the USB interface 1 into multiple paths. In the application, the SL2_1A chip uniformly expands the USB _ D +/-bandwidth into three paths, so that products using different communication channels can accurately acquire debugging data sent by a PC end through a USB interface 1.
Specifically, the USB to UART module 3 (universal asynchronous receiver transmitter) includes a CP2102 serial chip, an input of the CP2102 serial chip is connected to an output of the HUB module 2, an output of the CP serial chip is connected to an input of the TYPE-C interface 6, and the CP2102 serial chip is configured to convert USB _ D1 ± data signals obtained by expanding the HUB module 2 into UART signal receiving/signaling UART _ RXD/UART _ TXD of RS232 standard, and signals are transmitted between the USB interface 1 and the TYPE-C interface 6 through these channels.
Specifically, the USB to JTAG module 4 includes an FT245BL chip and an EPM3064A main control chip, an input end of the FT245BL chip is connected to an output end of the HUB module 2, an output end of the FT245BL chip is connected to an input end of the EPM3064A main control chip, and an output end of the EPM3064A main control chip is connected to the TYPE-C interface 6; the FT245BL chip is connected with the EPM3064A main control chip, and is used for extracting a clock control signal TCK, an input data signal TDI, an output data signal TDO and a data control signal TMS from the USB _ D2 +/-data signals expanded by the HUB module 2.
The USB _ D2 + -data signal is converted into 8-bit parallel data and corresponding data control signals obtained by the FT245BL chip, namely DO-D7, RD, RXF, WR and TXE signals in the corresponding figure; this signal is fed into the master chip of EPM3064A to output a clock control signal TCK, an input data signal TDI, an output data signal TDO and a data control signal TMS, which are fed into TYPE-C interface 6.
Specifically, 93LC46 is a configuration memory chip of FT245BL, and the clock control signal TCK is used to control a driving clock signal for data input and output of the product chip; the data control signal TMS is used for controlling a mode selection signal of a product chip; the input data signal TDI is used for data input signals; the output data signal TDO is for the data output signal. The USB interface 1 of the PC end is input into the USB-to-JTAG module 4 through the HUB module 2 and is connected with four channels on a product chip (FPGA chip) so as to control debugging of the FPGA chip.
Specifically, the USB to SWD module 5 includes an STM32F103VEH6 main control chip, an input terminal of the STM32F103VEH6 main control chip is connected to an output terminal of the HUB module 2, and an output terminal of the STM32F103VEH6 main control chip is connected to an input terminal of the TYPE-C interface 6, and the STM32F103VEH6 main control chip is configured to extract a clock control signal SWCLK and a data transmission signal SWDIO from USB _ D3 ± data signals obtained by expanding the HUB module 2, and transmit the signals to the TYPE-C interface 6.
Specifically, a data transmission signal SWDIO is used for data input and output signals, a clock control signal SWCLK is used for controlling a driving clock signal of logic chip configuration data, and a USB interface 1 at a PC end is input to a USB-to-SWD module 5 through a HUB module 2 and connected with two channels on a product chip (MCU chip) to control debugging of the MCU chip.
The signal output by the USB-to-UART module 3, the USB-to-JTAG module 4, and the USB-to-SWD module 5 is connected to the TYPE-C interface 6, which specifically includes: pins for connecting the above interfaces are arranged on the TYPE-C interface 6, and UART _ RXD and UART _ TXD channel interfaces of the USB-to-UART module 3 are accessed to UART _ RXD (pin B8) and UART _ TXD (pin B7) interfaces reserved on the TYPE-C interface 6; the clock control signal TCK, the input data signal TDI, the output data signal TDO and the data control signal TMS interface of the USB-to-JTAG module 4 are connected to reserved TCK-JTAG (A2 pin), TDI-JTAG (A6 pin), TDO-JTAG (A3 pin) and TMS-JTAG (A5 pin) interfaces on the TYPE-C interface 6; the clock control signal SWCLK and the data transmission signal SWDIO of the USB-to-SWD module 5 are connected to the reserved SWCLK (pin a 11) and SWDIO interface (pin a 10) on the TYPE-C interface 6. The functions of the conversion modules are integrated on the TYPE-C interface 6, so that the subsequent high-efficiency debugging of the PC end to the product end is facilitated. It should be noted that the axisymmetric pins in the TYPE-C interface 6 in fig. 6 are connected, and there is no positive or negative difference.
Furthermore, still be provided with A lamp, B lamp, C lamp, D lamp and E lamp on the emulation ware, A lamp is connected with USB interface 1, the B lamp with USB changes the UART _ TXD passageway of UART module 3 and is connected, the C lamp is connected with the UART _ RXD passageway that USB changes UART module 3, the D lamp is connected with USB changes JTAG module 4, the E lamp is connected with USB changes SWD module 5.
It should be noted that, when the USB interface module is connected and the USB interface 1 is connected to the PC, the lamp a is green; when data is transmitted from the UART _ TXD serial port, the lamp B is green; when data are received from the UART _ RXD serial port, the lamp C is green; when data is downloaded and debugged through JTAG, the D lamp is red, otherwise, the D lamp is green; when the data is downloaded and debugged through the SWD, the E lamp is red, and otherwise, the E lamp is green.
Therefore, the working state of the current product debugging can be known through the lamps A, B, C, D and E and the colors of the 5 lamps.
In summary, the data transmitted by one USB interface in the present application can be expanded to three (not excluding four or more) conversion function channels; the data control channel pins required to be debugged by the FPGA and the MCU and the serial port communication data line are integrated on a TYPE-C interface socket, and the TYPE-C socket is matched with and independent to the outer shell of a corresponding product, so that the use quantity of USB interfaces is reduced, the space of a circuit board of the product is saved, the work of the dismounting and mounting shell of the product is avoided, and the firmware refreshing and debugging efficiency in the later stage of the product is improved.
The working process is as follows: the USB interface 1 is connected into a PC end, the TYPE-C interface 6 is connected into a product end, and a worker debugs, refreshes and the like the product end through the PC end. Can judge the data of current PC end through what kind of function channel gets into the product end through the bright colour of different lamps, can judge the debugging state of current PC end to the product end simultaneously, be convenient for accomplish dismantling of back simulator when the debugging and the debugging in-process, can detect the simulator and normally work.
The above, only be the concrete implementation of the preferred embodiment of the present invention, but the protection scope of the present invention is not limited thereto, and any person skilled in the art is in the technical scope of the present invention, according to the technical solution of the present invention and the utility model, the concept of which is equivalent to replace or change, should be covered within the protection scope of the present invention.
Claims (6)
1. A simulator for converting USB to TYPE-C interface is characterized by comprising a USB interface (1), a HUB module (2), a USB-to-UART module (3), a USB-to-JTAG module (4), a USB-to-SWD module (5) and a TYPE-C interface (6);
the output of USB interface (1) is connected with the input of HUB module (2), the output of HUB module (2) changes the input of UART module (3) with USB respectively, the input of USB commentaries on classics JTAG module (4), the input that USB changes SWD module (5) is connected, the input of TYPE-C interface (6) changes the output of UART module (3) with USB respectively, the output of USB commentaries on classics JTAG module (4), the output that USB changes SWD module (5) is connected.
2. The emulator for the USB to TYPE-C interface according to claim 1, wherein the HUB module (2) uses a SL2_1A chip to expand the USB _ D ± bandwidth of the USB interface (1) into multiple paths.
3. The emulator of the USB to TYPE-C interface of claim 2, wherein the USB to UART module (3) comprises a CP2102 serial chip, an input of the CP2102 serial chip is connected to an output of the HUB module (2), an output of the CP serial chip is connected to an input of the TYPE-C interface (6), and the CP2102 serial chip is configured to convert the USB _ D1 ± data signals expanded by the HUB module (2) into UART signal receiving/transmitting channels UART _ RXD/UART _ TXD of RS232 standard.
4. The emulator of the USB to TYPE-C interface of claim 2, wherein the USB to JTAG module (4) comprises an FT245BL chip and an EPM3064A main control chip, an input terminal of the FT245BL chip is connected to an output terminal of the HUB module (2), an output terminal of the FT245BL chip is connected to an input terminal of the EPM3064A main control chip, and an output terminal of the EPM3064A main control chip is connected to the TYPE-C interface (6);
the FT245BL chip is connected with the EPM3064A main control chip and is used for extracting a clock control signal TCK, an input data signal TDI, an output data signal TDO and a data control signal TMS from the USB _ D2 +/-data signals expanded by the HUB module (2).
5. The emulator of the USB to TYPE-C interface of claim 2, wherein the USB to SWD module (5) comprises an STM32F103VEH6 main control chip, an input terminal of the STM32F103VEH6 main control chip is connected to an output terminal of the HUB module (2), an output terminal of the STM32F103VEH6 main control chip is connected to an input terminal of the TYPE-C interface (6), and the STM32F103VEH6 main control chip is configured to extract the clock control signal SWCLK and the data transmission signal SWDIO from the USB _ D3 ± data signals expanded by the HUB module (2).
6. The emulator of the USB-to-TYPE-C interface according to any one of claims 1 to 5, further comprising a lamp A, a lamp B, a lamp C, a lamp D and a lamp E, wherein the lamp A is connected to the USB interface (1), the lamp B is connected to the UART _ TXD channel of the USB-to-UART module (3), the lamp C is connected to the UART _ RXD channel of the USB-to-UART module (3), the lamp D is connected to the USB-to-JTAG module (4), and the lamp E is connected to the USB-to-SWD module (5).
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202120273159.6U CN214278924U (en) | 2021-01-29 | 2021-01-29 | Simulator for converting USB (Universal Serial bus) to TYPE-C (TYPE-C) interface |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202120273159.6U CN214278924U (en) | 2021-01-29 | 2021-01-29 | Simulator for converting USB (Universal Serial bus) to TYPE-C (TYPE-C) interface |
Publications (1)
Publication Number | Publication Date |
---|---|
CN214278924U true CN214278924U (en) | 2021-09-24 |
Family
ID=77769716
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202120273159.6U Active CN214278924U (en) | 2021-01-29 | 2021-01-29 | Simulator for converting USB (Universal Serial bus) to TYPE-C (TYPE-C) interface |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN214278924U (en) |
-
2021
- 2021-01-29 CN CN202120273159.6U patent/CN214278924U/en active Active
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN102495353B (en) | Radio frequency integrated circuit test system and control method thereof | |
CN103136138B (en) | Chip, chip debugging method and communication method for chip and external devices | |
CN108459982B (en) | Communication equipment and switching method of USB and serial port | |
CN108957164A (en) | A kind of test device and test method of buckle | |
CN214278924U (en) | Simulator for converting USB (Universal Serial bus) to TYPE-C (TYPE-C) interface | |
CN219456850U (en) | PCIe Tx signal test code type switching device | |
CN115663549B (en) | Multi-interface conversion device and vehicle | |
CN105319453B (en) | A kind of environment protection digital Acquisition Instrument test device and system | |
CN218866044U (en) | Integrated hardware board card interface test system based on chip mounter | |
CN111782455B (en) | Portable device for testing screen end product | |
CN210807308U (en) | Ethernet interface circuit and frequency conversion controller based on ARM local bus | |
CN104022933A (en) | Vehicle bus debugging system based on multi-mode signal conversion | |
CN210804414U (en) | Circuit with reusable communication interface | |
CN210639197U (en) | Signal switching device and test system | |
CN213938212U (en) | Multi-communication mode signal conversion box | |
CN221612961U (en) | Multi-channel concurrency automatic testing device for new energy automobile bus | |
CN213025335U (en) | Display control apparatus and display system | |
CN216625737U (en) | Multiport OTN error code test instrument | |
CN216527145U (en) | Serial port half/full duplex testing tool | |
CN111490912A (en) | FPGA-based multichannel signal transmission reliability detection system and method | |
CN201539251U (en) | DTB/CAN bus signal simulator | |
CN211319014U (en) | Circuit board for testing multi-model data transmission module interface | |
CN212969664U (en) | Frequency word control instrument | |
CN217428119U (en) | Portable Bluetooth communication device and equipment | |
CN204650202U (en) | A kind of CPLD of utilization realizes the single-chip computer control system of ports-Extending |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
GR01 | Patent grant | ||
GR01 | Patent grant | ||
CP01 | Change in the name or title of a patent holder | ||
CP01 | Change in the name or title of a patent holder |
Address after: 230088 Building 1, yizhi science and Technology Industrial Park, 388 Yanzihe Road, high tech Zone, Hefei City, Anhui Province Patentee after: Hefei Eko Photoelectric Technology Co.,Ltd. Address before: 230088 Building 1, yizhi science and Technology Industrial Park, 388 Yanzihe Road, high tech Zone, Hefei City, Anhui Province Patentee before: HEFEI ITEK PHOTOELECTRICS TECHNOLOGY CO.,LTD. |