CN214228236U - Automatic bandwidth compensation circuit based on phase detection - Google Patents
Automatic bandwidth compensation circuit based on phase detection Download PDFInfo
- Publication number
- CN214228236U CN214228236U CN202023332124.XU CN202023332124U CN214228236U CN 214228236 U CN214228236 U CN 214228236U CN 202023332124 U CN202023332124 U CN 202023332124U CN 214228236 U CN214228236 U CN 214228236U
- Authority
- CN
- China
- Prior art keywords
- signal
- link
- amplifier
- circuit
- phase
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Landscapes
- Amplifiers (AREA)
Abstract
The utility model discloses an automatic bandwidth compensation circuit based on phase detection, this circuit include signal main link, signal replication link, phase discriminator, first amplifier, amplitude discrimination circuit and second amplifier. The utility model discloses a phase discriminator detects the bandwidth compensation of signal owner link and the data signal phase deviation of signal duplication link output from the automatic adjustment signal owner link, can guarantee the circuit its bandwidth and the uniformity of time delay under the different gain circumstances to avoid carrying out temperature compensation on a large scale to the circuit, avoided because the superelevation design degree of difficulty that the device characteristic sudden change brought.
Description
Technical Field
The utility model relates to a bandwidth compensation circuit design technical field, concretely relates to automatic bandwidth compensation circuit based on phase detection.
Background
In a high-frequency circuit, since a bandwidth of the circuit is reduced due to parasitic, bandwidth compensation is required in the circuit to ensure high-frequency characteristics of the circuit. In a general fixed gain circuit, a circuit with better performance can be obtained only by matching a compensation capacitance value with the circuit, but in a variable gain amplifier, the compensation capacitance is not matched with the circuit due to the change of gain, so that insufficient compensation or excessive compensation is generated, and the compensation characteristic of the circuit needs to be adjusted.
The current variable gain amplifier adopts a feed-forward mode for compensating the circuit bandwidth, and the main problems and defects comprise the following aspects:
A. the compensation signal needs to be compensated for the second time to prevent the bandwidth compensation from being insufficient or excessive due to the variation of device characteristics and circuit characteristics along with factors such as temperature and the like;
B. the variation of the device is not linear variation, and the consistency of the compensation effect in the working range is low.
Disclosure of Invention
To the above-mentioned not enough among the prior art, the utility model provides an automatic bandwidth compensation circuit based on phase detection.
In order to achieve the above object, the utility model adopts the following technical scheme:
an automatic bandwidth compensation circuit based on phase detection, comprising:
the circuit comprises a signal main link, a signal replication link, a phase discriminator and a first amplifier;
the input end of the signal main link inputs a data signal and a gain control signal, and the output end of the signal main link outputs a data signal and is connected with the input end of the phase discriminator;
the input end of the signal replication link is connected with the input end of the signal main link, and the output end of the signal replication link is connected with the input end of the phase discriminator;
the output end of the phase discriminator is connected with the input end of the first amplifier, and the output end of the first amplifier is connected with the bandwidth compensation control end of the signal main link.
The beneficial effect of this scheme is: the utility model discloses a phase discriminator detects the bandwidth compensation of signal owner link and the data signal phase deviation of signal duplication link output from the automatic adjustment signal owner link, can guarantee the circuit its bandwidth and the uniformity of time delay under the different gain circumstances to avoid carrying out temperature compensation on a large scale to the circuit, avoided because the superelevation design degree of difficulty that the device characteristic sudden change brought.
Further, the signal main chain comprises an N-stage amplifier chain, wherein N is more than or equal to 1.
The beneficial effects of the further scheme are as follows: the transmission of signal is enlargied and is had certain demand to the gain, often has the condition that gain and bandwidth can not be compromise in the one-level amplification, consequently the utility model discloses increase the progression according to the demand, reduce the gain that the single-stage is enlargied to the biggest bandwidth that effectual improvement circuit design can reach.
Further, the signal replication chain comprises amplifier chains in the same order as the signal main chain.
The beneficial effects of the further scheme are as follows: the utility model discloses the core lies in making signal owner link and signal replication link to have the zero limit that quantity and position are all the same to guarantee that the amplitude-frequency attenuation characteristic of two circuits is the same. The signal replication link has the same number of stages as the signal main link, so that the signal main link and the signal replication link have the same number of zero-poles.
Further, the first amplifier is a low-pass filter amplifier.
The beneficial effects of the further scheme are as follows: according to the circuit, the signal is filtered through the low-pass filter amplifier to obtain a stable detection result, so that the circuit works stably.
Further, the circuit also comprises an amplitude discrimination circuit and a second amplifier;
the input end of the amplitude discrimination circuit is connected with the output end of the signal replication link, the output end of the amplitude discrimination circuit is connected with the input end of the second amplifier, and the output end of the second amplifier is connected with the bandwidth compensation control end of the signal replication link.
The beneficial effects of the further scheme are as follows: the utility model discloses an amplitude discrimination circuit appraises the output signal amplitude of signal duplication link, and when the output signal amplitude of signal duplication link was by the amplitude limiting, the bandwidth characteristic of adjustment signal duplication link to make the transmission characteristic of signal duplication link around the amplitude limiting more unanimous.
Further, the second amplifier is a low-pass filter amplifier.
The beneficial effects of the further scheme are as follows: according to the circuit, the signal is filtered through the low-pass filter amplifier to obtain a stable detection result, so that the circuit works stably.
Drawings
Fig. 1 is a schematic diagram of the structure of the automatic bandwidth compensation circuit based on phase detection of the present invention;
fig. 2 is a schematic diagram of a single-stage amplifying circuit in a signal main link according to an embodiment of the present invention;
fig. 3 is a schematic diagram of a single-stage amplifying circuit in a signal reproduction link according to an embodiment of the present invention;
fig. 4 is a schematic diagram of a phase detection circuit according to an embodiment of the present invention;
fig. 5 is a schematic diagram illustrating changes of the bandwidth compensation control signal 1, the signal main link output, and the signal replica link signal output according to an embodiment of the present invention;
fig. 6 is a schematic diagram illustrating changes in the bandwidth compensation control signal 2 and the signal output of the signal duplication link according to an embodiment of the present invention;
wherein the reference numerals are: 1. the signal amplification circuit comprises a signal main link 2, a signal copying link 3, a phase discriminator 4, a first amplifier 5, an amplitude discrimination circuit 6 and a second amplifier.
Detailed Description
The following description of the embodiments of the present invention is provided to facilitate the understanding of the present invention by those skilled in the art, but it should be understood that the present invention is not limited to the scope of the embodiments, and various changes may be made apparent to those skilled in the art within the spirit and scope of the present invention as defined and defined by the appended claims.
Referring to fig. 1, an embodiment of the present invention provides an automatic bandwidth compensation circuit based on phase detection, which includes a signal main link 1, a signal replica link 2, a phase discriminator 3, and a first amplifier 4. Wherein the content of the first and second substances,
the input end of the signal main link 1 inputs a data signal and a gain control signal, and the output end of the signal main link 1 outputs a data signal and is connected with the input end of the phase discriminator 3;
the input end of the signal replication link 2 is connected with the input end of the signal main link 1, and the output end of the signal replication link is connected with the input end of the phase discriminator 3;
the output end of the phase discriminator 3 is connected with the input end of the first amplifier 4, and the output end of the first amplifier 4 is connected with the bandwidth compensation control end of the signal main link 1.
In the present embodiment, signal main chain 1 comprises an N-stage amplifier chain, where N ≧ 1; the input of which transmits a signal and the gain of the overall link is controlled by a gain control signal.
As shown in fig. 2, the single-stage amplifying circuit in the signal main link 1 includes a transistor Q1 and a transistor Q2, bases of the transistor Q1 and the transistor Q2 are respectively connected to signal input terminals Vinp and Vinn, a collector of the transistor Q1 is connected to a resistor R1 and serves as a negative output terminal OUTN of the circuit, a collector of the transistor Q2 is connected to a resistor R2 and serves as a positive output terminal OUTP of the circuit, an emitter of the transistor Q1 is connected to a current source I0, an emitter of the transistor Q2 is connected to a current source I1, an emitter of the transistor Q1 and an emitter of the transistor Q2 are respectively connected through an adjustable resistor R3 and an adjustable capacitor C1, the adjustable resistor R3 is further connected to a gain control signal terminal VGC, and the adjustable capacitor C1 is further connected to a bandwidth compensation control signal 1 terminal VCOMP.
The signal replication chain 2 comprises amplifier chains in the same order as the signal main chain 1, and an input end of the signal replication chain transmits a replicated input data signal as a reference signal.
As shown in fig. 3, the single-stage amplifying circuit in the signal replication link 2 includes a transistor Q3 and a transistor Q4, bases of the transistor Q3 and the transistor Q4 are respectively connected to the signal input terminals Vinp and Vinn, a collector of the transistor Q3 is connected to the resistor R4 and serves as a negative output terminal OUTN of the circuit, an emitter of the transistor Q3 is respectively connected to the resistor R5, the capacitor C2 and the capacitor C3, a collector of the transistor Q4 is connected to the resistor R6 and serves as a positive output terminal OUTP of the circuit, an emitter of the transistor Q4 is respectively connected to the other ends of the resistor R5, the capacitor C2 and the capacitor C4, and the other end of the capacitor C4 is connected to the other end of the capacitor C3 through a single-pole switch.
The first amplifier 4 is specifically a low-pass filter amplifier.
The signal of the signal main link 1 and the signal of the signal reproduction link 2 are subjected to phase discrimination through a phase discriminator 3, the phase discrimination result is converted into a bandwidth compensation control signal through a first amplifier 4, and the bandwidth of the signal main link 1 is adjusted by utilizing the bandwidth compensation control signal, so that the transmission alternating current characteristic of the signal main link 1 is consistent with the transmission characteristic of the signal reproduction link 2.
As shown in fig. 4, the phase detection circuit adopted by the phase detector 3 includes a transistor Q5, a transistor Q6, a transistor Q7 and a transistor Q8, bases of the transistor Q5 and the transistor Q6 are respectively connected with a signal 2 input terminal Vinp2 and a Vinn2, a collector of the transistor Q5 is connected with a signal output terminal OUTN and is connected through a resistor R7, a collector of the transistor Q6 is connected with a signal output terminal OUTP and is connected through a resistor R8, emitters of the transistor Q5 and the transistor Q6 are both connected with a collector of the transistor Q7, bases of the transistor Q7 and the transistor Q8 are respectively connected with a signal 1 input terminal Vinp1 and Vinn1, emitters of the transistor Q7 and the transistor Q8 are both grounded, and a collector of the transistor Q8 is connected.
When the gain of the signal main link 1 changes, the loop of the phase detection feedback adjusts the bandwidth of the signal main link 1 so that the transmission characteristic of the signal main link 1 is still consistent with the transmission characteristic of the signal replication link 2.
The utility model discloses a 3 data signal phase deviation that detect signal primary chain circuit 1 and signal duplicate link 2 outputs of phase discriminator comes the bandwidth compensation of automatic adjustment signal primary chain circuit 1, can guarantee the circuit its bandwidth and the uniformity of time delay under the different gain circumstances to avoid carrying out temperature compensation on a large scale to the circuit, avoided because the superelevation design degree of difficulty that the sudden change of device characteristic brought.
As shown in fig. 5, in the case where the input signal is small and the signal replica chain 2 does not need compensation, the output signal characteristic of the signal replica chain 2 is always kept stable. The output signal of the signal main link 1 is over-compensated due to the higher voltage of the bandwidth compensation signal 1, the peak value is overlarge, and the phase difference of the output signal of the signal main link 1 and the phase difference of the output signal of the signal replica link is larger. The phase discrimination circuit 5 obtains the phase difference between the output signal of the signal main link 1 and the output signal of the signal reproduction link 2, converts the phase comparison result into a bandwidth compensation signal 1 through the low-pass filter amplifier 4, and controls the compensation of the signal main link 1. When the voltage of the bandwidth compensation signal 1 is reduced, the bandwidth of the signal main link 1 is reduced, the swing of the output signal is reduced, and the phase is shifted backwards. When the phase difference value between the output signal of the signal main link 1 and the output signal of the signal replication link 2 is 0, the bandwidth compensation signal 1 is kept stable and unchanged, and the establishment of the circuit working point is completed.
In this embodiment, the compensation circuit of the present invention further includes an amplitude discrimination circuit 5 and a second amplifier 6;
the input end of the amplitude discrimination circuit 5 is connected with the output end of the signal reproduction link 2, the output end of the amplitude discrimination circuit 5 is connected with the input end of the second amplifier 6, and the output end of the second amplifier 6 is connected with the bandwidth compensation control end of the signal reproduction link 2.
The second amplifier 6 is specifically a low-pass filter amplifier.
The utility model discloses consider that signal replication link 2 does not have the gain change, its output signal can be by the amplitude limiting, and transmission characteristic around the circuit amplitude limiting has slight deviation. Therefore, the amplitude discrimination circuit 5 is used for discriminating the amplitude of the output signal of the signal reproduction link 2, and when the amplitude of the output signal of the signal reproduction link 2 is limited, the bandwidth characteristic of the signal reproduction link 2 is adjusted so that the transmission characteristics of the signal reproduction link 2 before and after the limitation are relatively consistent.
The link is mainly based on the signal replication link 2 to adjust the circuit transmission characteristics, the transmission characteristics of the signal transmission link 1 and the transmission characteristics of the signal link transmission 2 are kept consistent through a feedback loop, and the circuit performance is not greatly changed due to factors such as temperature deviation, voltage deviation and gain change. The transmission characteristics are automatically adjusted by the loop, complex voltage conversion transmission is not needed, and ultrahigh design difficulty caused by sudden change of device characteristics in the gain adjustment process is avoided.
As shown in fig. 6, when the output signal of the signal reproduction link 2 is clipped due to the cutting distortion, the amplitude discrimination circuit 5 converts the clipped signal into the bandwidth compensation signal 2 through the low-pass filter amplifier 6, and the bandwidth compensation signal 2 is switched from a high voltage to a low voltage to perform the phase delay compensation on the output signal of the signal reproduction link 2. From the relationship between bandwidth and phase, the compensation of phase delay is directly reflected in that the bandwidth of the circuit is reduced, and the rising edge of the signal is slowed down.
The present invention has been explained by using specific embodiments, and the explanation of the above embodiments is only used to help understand the method and the core idea of the present invention; meanwhile, for the general technical personnel in the field, according to the idea of the present invention, there are changes in the specific implementation and application scope, to sum up, the content of the present specification should not be understood as the limitation of the present invention.
It will be appreciated by those of ordinary skill in the art that the embodiments described herein are intended to assist the reader in understanding the principles of the invention, and it is to be understood that the scope of the invention is not limited to such specific statements and embodiments. Those skilled in the art can make various other specific modifications and combinations based on the teachings of the present invention without departing from the spirit of the invention, and such modifications and combinations are still within the scope of the invention.
Claims (6)
1. An automatic bandwidth compensation circuit based on phase detection, comprising:
the circuit comprises a signal main link (1), a signal replication link (2), a phase detector (3) and a first amplifier (4);
a data signal and a gain control signal are input at the input end of the signal main link (1), and a data signal is output at the output end of the signal main link (1) and is connected with the input end of the phase discriminator (3);
the input end of the signal replication link (2) is connected with the input end of the signal main link (1), and the output end of the signal replication link is connected with the input end of the phase discriminator (3);
the output end of the phase detector (3) is connected with the input end of the first amplifier (4), and the output end of the first amplifier (4) is connected with the bandwidth compensation control end of the signal main link (1).
2. The automatic bandwidth compensation circuit based on phase detection according to claim 1, characterized in that the signal main chain (1) comprises a N-stage amplifier chain, where N ≧ 1.
3. The automatic bandwidth compensation circuit based on phase detection according to claim 2, characterized in that the signal replica link (2) comprises an amplifier link in the same number of stages as the signal main link (1).
4. The automatic bandwidth compensation circuit based on phase detection according to claim 1, characterized in that the first amplifier (4) is a low pass filter amplifier.
5. The automatic bandwidth compensation circuit based on phase detection according to any of claims 1 to 4, characterized in that the circuit further comprises an amplitude discrimination circuit (5) and a second amplifier (6);
the input end of the amplitude discrimination circuit (5) is connected with the output end of the signal replication link (2), the output end of the amplitude discrimination circuit is connected with the input end of the second amplifier (6), and the output end of the second amplifier (6) is connected with the bandwidth compensation control end of the signal replication link (2).
6. The automatic bandwidth compensation circuit based on phase detection according to claim 5, characterized in that the second amplifier (6) is a low pass filter amplifier.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202023332124.XU CN214228236U (en) | 2020-12-30 | 2020-12-30 | Automatic bandwidth compensation circuit based on phase detection |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202023332124.XU CN214228236U (en) | 2020-12-30 | 2020-12-30 | Automatic bandwidth compensation circuit based on phase detection |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN214228236U true CN214228236U (en) | 2021-09-17 |
Family
ID=77708416
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202023332124.XU Active CN214228236U (en) | 2020-12-30 | 2020-12-30 | Automatic bandwidth compensation circuit based on phase detection |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN214228236U (en) |
-
2020
- 2020-12-30 CN CN202023332124.XU patent/CN214228236U/en active Active
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US20180091231A1 (en) | Transimpedance Amplifier For High-Speed Optical Communications Based On Linear Modulation | |
| CN102946233B (en) | Use the high sensitivity optical receiver of high-gain amplifier and equalizing circuit | |
| US7973602B2 (en) | Variable gain amplifier | |
| CN101102097A (en) | Fixed gain amplifier for automatic gain control and variable gain amplifier | |
| CN114039562B (en) | Low-cost over-frequency high-speed trans-impedance amplifier | |
| CN102638317A (en) | Signal loss detection circuit and method and amplifier | |
| CN109861661A (en) | A kind of trans-impedance amplifier and trans-impedance amplifier circuit | |
| CN102497216A (en) | Configurable received signal strength indicating circuit | |
| US6639473B1 (en) | Method and/or apparatus for controlling a common-base amplifier | |
| CN108429541A (en) | Predistorter for compensating for linearity of amplifier | |
| CN103236864A (en) | Receiving signal strength indicating circuit with layout area reduced | |
| CN111525896A (en) | High-gain high-bandwidth variable gain amplifier and amplifier chip | |
| CN214228236U (en) | Automatic bandwidth compensation circuit based on phase detection | |
| US8836423B2 (en) | Method and apparatus for automatically adjusting the bandwidth of an electronic amplifier | |
| CN113452334A (en) | Quick response automatic gain control method for trans-impedance amplifier | |
| CN112787663A (en) | Automatic bandwidth compensation circuit based on phase detection | |
| CN111726099A (en) | Accurate automatic gain control circuit | |
| CN115865018A (en) | Variable gain amplifier | |
| US11695383B2 (en) | Termination circuits and attenuation methods thereof | |
| JP7426040B2 (en) | automatic gain control amplifier | |
| CN107733383B (en) | Transimpedance amplifying circuit and design method thereof | |
| CN113659943B (en) | Large dynamic range transimpedance amplifier | |
| CN104333336A (en) | Phase-splitting circuit applied to transimpedance amplification circuit | |
| CN104506171A (en) | Signal common-mode level and amplitude adjustment method and circuit | |
| JP3906693B2 (en) | Optical receiver differential circuit and optical receiver |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GR01 | Patent grant | ||
| GR01 | Patent grant |