CN213185618U - Dual-power switching circuit and power supply system adopting same - Google Patents

Dual-power switching circuit and power supply system adopting same Download PDF

Info

Publication number
CN213185618U
CN213185618U CN202021800754.2U CN202021800754U CN213185618U CN 213185618 U CN213185618 U CN 213185618U CN 202021800754 U CN202021800754 U CN 202021800754U CN 213185618 U CN213185618 U CN 213185618U
Authority
CN
China
Prior art keywords
power supply
pnp triode
pmos tube
power
switching circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202021800754.2U
Other languages
Chinese (zh)
Inventor
王翠芳
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sichuan Earthquake Administration
Original Assignee
Sichuan Earthquake Administration
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sichuan Earthquake Administration filed Critical Sichuan Earthquake Administration
Priority to CN202021800754.2U priority Critical patent/CN213185618U/en
Application granted granted Critical
Publication of CN213185618U publication Critical patent/CN213185618U/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Charge And Discharge Circuits For Batteries Or The Like (AREA)

Abstract

The utility model relates to a power management technical field, concretely relates to dual supply switching circuit and adopt electrical power generating system of this circuit. The circuit comprises a first PMOS (P-channel metal oxide semiconductor) tube, a second PMOS tube, a first PNP triode and a second PNP triode, wherein the drain electrode of the first PMOS tube is connected with a first power supply end, the source electrode of the first PMOS tube is connected with a power supply output end, the drain electrode of the second PMOS tube is connected with a second power supply end, the source electrode of the second PMOS tube is connected with a power supply output end, the first PNP triode is in common base with the second PNP triode, the emitter of the first PNP triode is connected with the first power supply end, the collector of the first PNP triode is connected with the grid electrode of the second PMOS tube, the emitter of the second PNP triode is connected with the second power supply end, and the collector of the second PNP triode is connected with the grid. The utility model discloses circuit design is simple, low in manufacturing cost, and the break-make through field effect transistor carries out the selection conduction of power, also can not cause great consumption to the power electric quantity.

Description

Dual-power switching circuit and power supply system adopting same
Technical Field
The utility model relates to a power management technical field, concretely relates to dual supply switching circuit and adopt electrical power generating system of this circuit.
Background
In some power utilization occasions where power needs to be continuously supplied to power utilization equipment to maintain uninterrupted operation of the equipment, such as monitoring stations for meteorology, geology, water conservancy and the like, dual power supplies (main power supply and standby power supply) are often adopted to maintain continuous operation of the power utilization equipment, such as monitoring sensors, signal transfer equipment and the like. The dual power supply generally employs a corresponding power switching device for power switching.
The existing power supply switching device has some defects in the application process, such as more complex circuit design, higher manufacturing cost, larger voltage drop of the device per se and larger power supply electric quantity loss. These are all areas where improvement is needed.
SUMMERY OF THE UTILITY MODEL
The utility model provides a not enough to prior art exists, the utility model provides a dual supply switching circuit and adopt electrical power generating system of this circuit, when it used, circuit design is simple, low in manufacturing cost, and the break-make through field effect transistor carries out the selection conduction of power, also can not cause great consumption to power electric quantity.
The utility model discloses the technical scheme who adopts does:
the utility model provides a dual supply switching circuit, includes first power end, second power end and power output end, still includes first PMOS pipe, second PMOS pipe, first PNP triode and second PNP triode, the drain electrode of first PMOS pipe is connected with first power end, and the source electrode of first PMOS pipe connects the power output end, the drain electrode and the second power end of second PMOS pipe are connected, and the source electrode of second PMOS pipe connects the power output end, first PNP triode and second PNP triode common base, the projecting pole and the first power end of first PNP triode are connected, and the collecting electrode of first PNP triode is connected with the grid of second PMOS pipe, and the projecting pole and the second power end of second PNP triode are connected, and the collecting electrode of second PNP triode is connected with the grid of first PMOS pipe.
When the power supply device is applied, when the electric quantity input by the first power supply end is larger than that of the second power supply end, the first PNP triode is conducted and saturated, the second PMOS tube is not conducted, the first PMOS tube is conducted, and the electric quantity input by the first power supply end is conducted to the power supply output end through the first PMOS tube to supply power; when the electric quantity input by the second power supply end is larger than that of the first power supply end, the second PNP triode is conducted and saturated, the first PMOS tube is not conducted, the second PMOS tube is conducted, and the electric quantity input by the second power supply end is conducted to the power supply output end through the second PMOS tube to supply power; as long as there is a difference between the input electric quantities of the first power supply terminal and the second power supply terminal, the switching circuit selects the end with the higher electric quantity to supply power. Through the dual power supply switching circuit that two PMOS pipes and two PNP triodes are constituteed, its circuit design is simple and practical, low in manufacturing cost, and carries out the selection conduction of power through the break-make of field effect transistor, and the pressure drop is minimum, also can not cause great consumption to the power electric quantity.
In one possible design, the first PMOS transistor and the second PMOS transistor are enhancement type PMOS transistors.
In one possible design, a diode is connected between the drain and the source of each of the first PMOS transistor and the second PMOS transistor, the anode of the diode is connected with the drain, and the cathode of the diode is connected with the source.
In one possible design, the collectors of the first PNP triode and the second PNP triode are respectively connected in parallel with a first protection resistor, and the other end of the first protection resistor is grounded.
In one possible design, the common base electrodes of the first PNP triode and the second PNP triode are connected in parallel with a second protection resistor, and the other end of the second protection resistor is grounded.
In one possible design, the first PMOS transistor and the second PMOS transistor are both PMOS transistors of VBZA6679 type.
In one possible design, the first PNP transistor and the second PNP transistor are dual transistors of the PMP5501Y type.
A power supply system comprises a first storage battery pack, a second storage battery pack and a dual-power switching circuit, wherein the first storage battery pack is connected with a first power end of the dual-power switching circuit, and the second storage battery pack is connected with a second power end of the dual-power switching circuit.
In one possible design, the system further includes a first photovoltaic array for charging a first battery pack and a second photovoltaic array for charging a second battery pack.
In one possible design, a charge controller is arranged between the first photovoltaic array and the first storage battery pack, and between the second photovoltaic array and the second storage battery pack.
The utility model has the advantages that:
the utility model discloses a two power supply switching circuit that two PMOS pipes and two PNP triodes are constituteed, its circuit design is simple and practical, low in manufacturing cost, and the break-make through field effect transistor carries out the selection conduction of power, and the pressure drop is minimum, also can not cause great consumption to power electric quantity.
Drawings
In order to more clearly illustrate the embodiments of the present invention or the technical solutions in the prior art, the drawings used in the description of the embodiments or the prior art will be briefly described below, it is obvious that the drawings in the following description are only some embodiments of the present invention, and for those skilled in the art, other drawings can be obtained according to these drawings without creative efforts.
FIG. 1 is a circuit schematic of a dual power switching circuit;
fig. 2 is a schematic diagram of a system configuration of the power supply system.
Detailed Description
The present invention will be further described with reference to the accompanying drawings and specific embodiments. It should be noted that the description of the embodiments is provided to help understanding of the present invention, but the present invention is not limited thereto. Specific structural and functional details disclosed herein are merely illustrative of example embodiments of the invention. The present invention may, however, be embodied in many alternate forms and should not be construed as limited to the embodiments set forth herein.
It should be understood that the terms first, second, etc. are used merely for distinguishing between descriptions and are not intended to indicate or imply relative importance. Although the terms first, second, etc. may be used herein to describe various elements, these elements should not be limited by these terms. These terms are only used to distinguish one element from another. For example, a first element could be termed a second element, and, similarly, a second element could be termed a first element, without departing from the scope of example embodiments of the present invention.
It should be understood that the term "and/or" herein is merely one type of association relationship that describes an associated object, meaning that three relationships may exist, e.g., a and/or B may mean: a exists alone, B exists alone, and A and B exist at the same time, and the term "/and" is used herein to describe another association object relationship, which means that two relationships may exist, for example, A/and B, may mean: a alone, and both a and B alone, and further, the character "/" in this document generally means that the former and latter associated objects are in an "or" relationship.
It should be understood that in the description of the present invention, the terms "upper", "vertical", "inner", "outer", and the like, refer to the orientation or positional relationship that is conventionally used to place the product of the present invention, or that is conventionally understood by those skilled in the art, and are used merely to facilitate the description of the present invention and to simplify the description, and do not indicate or imply that the device or element so referred to must have a particular orientation, be constructed and operated in a particular orientation, and are not to be considered as limiting the present invention.
It will be understood that when an element is referred to as being "connected," "connected," or "coupled" to another element, it can be directly connected or coupled to the other element or intervening elements may be present. In contrast, when an element is referred to as being "directly adjacent" or "directly coupled" to another element, there are no intervening elements present. Other words used to describe the relationship between elements should be interpreted in a similar manner (e.g., "between … …" versus "directly between … …", "adjacent" versus "directly adjacent", etc.).
In the description of the present invention, it should also be noted that, unless otherwise explicitly specified or limited, the terms "disposed," "mounted," and "connected" are to be construed broadly, e.g., as meaning fixedly connected, detachably connected, or integrally connected; can be mechanically or electrically connected; they may be connected directly or indirectly through intervening media, or they may be interconnected between two elements. The specific meaning of the above terms in the present invention can be understood in specific cases to those skilled in the art.
The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of example embodiments of the invention. As used herein, the singular forms "a", "an" and "the" are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms "comprises," "comprising," "includes," and/or "including," when used herein, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, numbers, steps, operations, elements, components, and/or groups thereof.
It should also be noted that, in some alternative implementations, the functions/acts noted may occur out of the order noted in the figures. For example, two figures shown in succession may, in fact, be executed substantially concurrently, or the figures may sometimes be executed in the reverse order, depending upon the functionality/acts involved.
In the following description, specific details are provided to facilitate a thorough understanding of example embodiments. However, it will be understood by those of ordinary skill in the art that the example embodiments may be practiced without these specific details. For example, systems may be shown in block diagrams in order not to obscure the examples in unnecessary detail. In other instances, well-known processes, structures and techniques may be shown without unnecessary detail in order to avoid obscuring example embodiments.
Example 1:
the present embodiment provides a dual power switching circuit, as shown in fig. 1, which includes a first power end a, a second power end B, a power supply output end, a first PMOS transistor M1, a second PMOS transistor M2, a first PNP triode Q1, and a second PNP triode Q2, wherein a drain of the first PMOS transistor M1 is connected to the first power end a, a source of the first PMOS transistor M1 is connected to the power supply output end, a drain of the second PMOS transistor M2 is connected to the second power end B, a source of the second PMOS transistor M2 is connected to the power supply output end, the first PNP triode Q1 and the second PNP triode Q2 share a base, an emitter of the first PNP triode Q1 is connected to the first power end a, a collector of the first PNP triode Q1 is connected to the gate of the second PMOS transistor M2, an emitter of the second PNP triode Q2 is connected to the second power end B, and a collector of the second PNP triode Q2 is connected to the gate of the first PMOS transistor M1.
In the specific application process, the conduction condition of the PNP triode is as follows: the emitter junction is applied with forward voltage, and the collector junction is applied with reverse electricity, so that the emitter voltage > the base voltage > the collector voltage; the conduction conditions of the PMOS tube are as follows: the grid potential is lower than the drain potential, when the grid source voltage is less than the grid source voltage critical voltage, the PMOS tube is conducted, and the grid source voltage critical voltage is a negative value and is most commonly between-4V and-2V.
When the electric quantity input by the first power supply end a is greater than that of the second power supply end B, the emitter voltage > the base voltage > the collector voltage of the first PNP triode Q1, the first PNP triode Q1 is in conduction and saturation, the emitter voltage value of the first PNP triode Q1 is higher, then the gate voltage of the corresponding second PMOS transistor M2 is higher, so the second PMOS transistor M2 is not in conduction, at this time, the emitter voltage value of the second PNP triode Q2 is lower and is reduced to the ground potential, then the gate voltage of the first PMOS transistor M1 is lower, the first PMOS transistor M1 is in conduction, and the electric quantity input by the first power supply end a is conducted to the power supply output end through the first PMOS transistor M1 for power supply. When the electric quantity input by the second power supply end B is greater than the first power supply end a, the emitter voltage > the base voltage > the collector voltage of the second PNP triode Q2, the second PNP triode Q2 is in conduction and saturation, the emitter voltage value is higher, then the gate voltage of the corresponding first PMOS transistor M1 is higher, so the first PMOS transistor M1 is not in conduction, at this time, the emitter voltage value of the first PNP triode Q1 is lower and is reduced to the ground potential, the gate voltage of the second PMOS transistor M2 is lower, the second PMOS transistor M2 is in conduction, and the electric quantity input by the second power supply end B is conducted to the power supply output end through the second PMOS transistor M2 for power supply. As long as there is a difference between the input electric quantities of the first power source terminal A and the second power source terminal B, the switching circuit selects the end with the higher electric quantity to supply power.
The first PMOS tube M1 and the second PMOS tube M2 can both be enhancement PMOS tubes with model number VBZA 6679. The first PNP triode Q1 and the second PNP triode Q2 are dual transistors of PMP5501Y type.
Diodes are connected between the drain electrodes and the source electrodes of the first PMOS tube M1 and the second PMOS tube M2, the anode of each diode is connected with the drain electrode, and the cathode of each diode is connected with the source electrode. The diode is used for preventing the power supply connected with the power supply end from being connected to cause device damage.
The collectors of the first PNP triode Q1 and the second PNP triode Q2 are respectively connected in parallel with a first protection resistor, and the other end of the first protection resistor is grounded. The common base electrodes of the first PNP triode Q1 and the second PNP triode Q2 are connected with a second protective resistor in parallel, and the other end of the second protective resistor is grounded. The first protection resistor and the second protection resistor are used for forming grounding protection for a grounding end of the triode.
Example 2:
according to the dual power supply switching circuit in the above embodiment, this embodiment provides a power supply system, as shown in fig. 2, including a first storage battery pack, a second storage battery pack, and the dual power supply switching circuit, where the first storage battery pack is connected to a first power end a of the dual power supply switching circuit, and the second storage battery pack is connected to a second power end B of the dual power supply switching circuit. As long as the output electric quantity of the first storage battery pack and the output electric quantity of the second storage battery pack are different, the switching circuit selects one end with high electric quantity to supply power, and one group of storage battery packs with low electric quantity can store power.
The system further comprises a first photovoltaic array and a second photovoltaic array, wherein the first photovoltaic array is used for charging the first storage battery pack, the second photovoltaic array is used for charging the second storage battery pack, the first storage battery pack and the second storage battery pack can be respectively charged through the first photovoltaic array and the second photovoltaic array so as to ensure that the two storage battery packs can continuously supply power, and the first storage battery pack and the second storage battery pack can be selected from LC-P12100 type storage battery packs. And charge controllers are arranged between the first photovoltaic array and the first storage battery pack and between the second photovoltaic array and the second storage battery pack, and are used for protecting the storage battery pack in the charging process, and cutting off the charging current of the photovoltaic array to the storage battery pack when the storage battery pack is fully charged, so that the storage battery pack is prevented from being damaged by overcharging.
The present invention is not limited to the above-mentioned alternative embodiments, and various other products can be obtained by anyone under the teaching of the present invention. The above detailed description should not be taken as limiting the scope of the invention, which is defined in the following claims, and which can be used to interpret the claims.

Claims (10)

1. The utility model provides a dual supply switching circuit, includes first power end, second power end and power supply output, its characterized in that: the PNP triode is characterized by further comprising a first PMOS (P-channel metal oxide semiconductor) tube, a second PMOS tube, a first PNP triode and a second PNP triode, wherein the drain electrode of the first PMOS tube is connected with the first power supply end, the source electrode of the first PMOS tube is connected with the power supply output end, the drain electrode of the second PMOS tube is connected with the second power supply end, the source electrode of the second PMOS tube is connected with the power supply output end, the first PNP triode is in common base with the second PNP triode, the emitter electrode of the first PNP triode is connected with the first power supply end, the collector electrode of the first PNP triode is connected with the grid electrode of the second PMOS tube, the emitter electrode of the second PNP triode is connected with the second power supply end, and the collector electrode of.
2. The dual power supply switching circuit of claim 1, wherein: the first PMOS tube and the second PMOS tube are enhancement type PMOS tubes.
3. The dual power supply switching circuit of claim 1, wherein: and diodes are connected between the drain electrodes and the source electrodes of the first PMOS tube and the second PMOS tube, the anodes of the diodes are connected with the drain electrodes, and the cathodes of the diodes are connected with the source electrodes.
4. The dual power supply switching circuit of claim 1, wherein: and the collecting electrodes of the first PNP triode and the second PNP triode are respectively connected with a first protection resistor in parallel, and the other end of the first protection resistor is grounded.
5. The dual power supply switching circuit of claim 1, wherein: and the common base electrodes of the first PNP triode and the second PNP triode are connected with a second protective resistor in parallel, and the other end of the second protective resistor is grounded.
6. The dual power supply switching circuit of claim 1, wherein: the first PMOS tube and the second PMOS tube are both VBZA6679 type PMOS tubes.
7. The dual power supply switching circuit of claim 1, wherein: the first PNP triode and the second PNP triode are double transistors of PMP5501Y type.
8. A power supply system comprising the dual power supply switching circuit of any one of claims 1 to 7, characterized in that: the storage battery pack is characterized by further comprising a first storage battery pack and a second storage battery pack, wherein the first storage battery pack is connected with a first power end of the double-power-supply switching circuit, and the second storage battery pack is connected with a second power end of the double-power-supply switching circuit.
9. A power supply system according to claim 8, wherein: the system also includes a first photovoltaic array for charging a first battery pack and a second photovoltaic array for charging a second battery pack.
10. A power supply system according to claim 9, wherein: and charge controllers are arranged between the first photovoltaic array and the first storage battery pack and between the second photovoltaic array and the second storage battery pack.
CN202021800754.2U 2020-08-25 2020-08-25 Dual-power switching circuit and power supply system adopting same Active CN213185618U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202021800754.2U CN213185618U (en) 2020-08-25 2020-08-25 Dual-power switching circuit and power supply system adopting same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202021800754.2U CN213185618U (en) 2020-08-25 2020-08-25 Dual-power switching circuit and power supply system adopting same

Publications (1)

Publication Number Publication Date
CN213185618U true CN213185618U (en) 2021-05-11

Family

ID=75767614

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202021800754.2U Active CN213185618U (en) 2020-08-25 2020-08-25 Dual-power switching circuit and power supply system adopting same

Country Status (1)

Country Link
CN (1) CN213185618U (en)

Similar Documents

Publication Publication Date Title
CN201146393Y (en) Automatic recognition circuit for charging power supply
CN104617626B (en) Charging protection circuit used for capacitor voltage reduction
CN101552482A (en) Charge and discharge control circuit and battery device
CN104065141A (en) Large-scale battery management system
CN103762630B (en) A kind of rectification circuit and ups system thereof
CN213185618U (en) Dual-power switching circuit and power supply system adopting same
CN213717647U (en) Charging and discharging control module for storage battery pack
CN203278309U (en) Circuit and device for switching on/off charging battery
CN211018390U (en) Direct current power supply switching power supply system capable of being monitored
CN105227126A (en) A kind of photovoltaic module power optimizer and there is the photovoltaic generating system of this optimizer
CN108767974B (en) Automatic power supply switching circuit with battery under-voltage turn-off function
CN211880153U (en) Voltage bootstrap chip, weak light acquisition circuit and equipment
CN210898576U (en) Battery charging and discharging protection circuit and battery device
CN211252224U (en) Power supply system of AGV dolly
CN204424972U (en) For the charge protector of capacitance decompression
CN203434869U (en) Electric-energy converting system, and DC-DC converter and voltage-spike suppression circuit thereof
CN201623513U (en) Electrical energy distributor circuit and mobile terminal
CN202495882U (en) Power supply circuit and television
CN202261076U (en) Single pulse power supply
CN205595875U (en) Power management circuit and power supply unit
CN106786986B (en) Three-state switch control method special for battery pack positive electrode terminal
CN110854953A (en) Battery charging and discharging protection circuit and battery device
CN203632350U (en) Power supply priority selection circuit
CN214542334U (en) Power battery series-connection formation and capacity grading equipment
CN108923492A (en) A kind of unmanned plane single-contact charging plate

Legal Events

Date Code Title Description
GR01 Patent grant
GR01 Patent grant