CN212749825U - Automatic picture correction device and display terminal - Google Patents

Automatic picture correction device and display terminal Download PDF

Info

Publication number
CN212749825U
CN212749825U CN202022013399.0U CN202022013399U CN212749825U CN 212749825 U CN212749825 U CN 212749825U CN 202022013399 U CN202022013399 U CN 202022013399U CN 212749825 U CN212749825 U CN 212749825U
Authority
CN
China
Prior art keywords
line interface
pmos tube
resistor
matching unit
display
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202022013399.0U
Other languages
Chinese (zh)
Inventor
向登线
姚世烨
李振乐
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shenzhen KTC Commercial Technology Co Ltd
Original Assignee
Shenzhen KTC Commercial Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shenzhen KTC Commercial Technology Co Ltd filed Critical Shenzhen KTC Commercial Technology Co Ltd
Priority to CN202022013399.0U priority Critical patent/CN212749825U/en
Application granted granted Critical
Publication of CN212749825U publication Critical patent/CN212749825U/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)

Abstract

The embodiment of the utility model provides a picture automatic correction device and display terminal are provided. The picture automatic correction device includes: the display mainboard comprises a first clock line interface and a first data line interface; the gyroscope module comprises a second clock line interface and a second data line interface; the voltage matching unit comprises a first PMOS (P-channel metal oxide semiconductor) tube, a second PMOS tube, a first power supply and a second power supply; the source electrode of the first PMOS tube is connected with the first data line interface, and the drain electrode of the first PMOS tube is connected with the second data line interface; the source electrode of the second PMOS tube is connected with the first clock line interface, and the drain electrode of the second PMOS tube is connected with the second clock line interface; the first power supply is respectively connected with the drain electrodes of the first PMOS tube and the second PMOS tube. The display mainboard calls a corresponding display preset function according to the state value by reading the current state value of the gyroscope module so as to realize automatic correction of the picture. The voltage matching unit can realize level matching between the gyroscope module and the display main board and improve the signal transmission distance.

Description

Automatic picture correction device and display terminal
Technical Field
The utility model relates to a display field especially relates to a picture automatic correction device and display terminal.
Background
According to the technical scheme, the default setting of the display is horizontal placement, when the display is vertically placed, a user needs to use a remote controller to open a preset function, and the picture is rotated up, down, left and right, so that the best effect is achieved. If the display is placed horizontally, the above operations are repeated. The user can only carry out manual correction through the remote controller, so that the method has great limitation, and the display terminal must be provided with the remote controller and a signal receiving terminal, so that the cost is additionally increased; in addition, the remote controller is manually corrected, and complicated operation is required for changing the placing mode.
SUMMERY OF THE UTILITY MODEL
The embodiment of the utility model provides a technical problem that will solve is complex operation's problem when carrying out the picture to display terminal.
In order to solve the above problem, a first aspect of the present invention provides a picture automatic correction device, applied to a display terminal, including: the display device comprises a display main board, a display control unit and a display control unit, wherein the display main board comprises a first clock line interface and a first data line interface; a gyroscope module comprising a second clock line interface and a second data line interface; the voltage matching unit comprises a first PMOS (positive channel Metal Oxide Semiconductor) transistor, a second PMOS transistor, a first power supply and a second power supply; the source electrode of the first PMOS tube is connected with the first data line interface, and the drain electrode of the first PMOS tube is connected with the second data line interface; the source electrode of the second PMOS tube is connected with the first clock line interface, and the drain electrode of the second PMOS tube is connected with the second clock line interface; the first power supply is respectively connected with the drain electrode of the first PMOS tube and the drain electrode of the second PMOS tube; the second power supply is respectively connected with the grid electrode of the first PMOS tube, the source electrode of the first PMOS tube, the grid electrode of the second PMOS tube and the source electrode of the second PMOS tube.
The display mainboard judges the current placing state of the display by reading the current state value of the gyroscope module, and calls the corresponding display preset function according to the state value so as to realize automatic correction of the picture to achieve the best viewing angle.
According to a further technical scheme, the voltage matching unit further comprises a first current limiting resistor, and the second data line interface is connected with the drain electrode of the first PMOS tube through the first current limiting resistor.
The voltage matching unit further comprises a second current limiting resistor, and the second clock line interface is connected with the drain electrode of the second PMOS tube through the second current limiting resistor.
According to a further technical scheme, the voltage matching unit further comprises a third current-limiting resistor, and the first clock line interface is connected with a source electrode of the second PMOS tube through the third current-limiting resistor.
According to a further technical scheme, the voltage matching unit further comprises a fourth current-limiting resistor, and the first data line interface is connected with the source electrode of the first PMOS tube through the fourth current-limiting resistor.
The further technical scheme is that the voltage matching unit further comprises a first pull-up resistor, and the drain electrode of the first PMOS tube is connected with the first power supply through the first pull-up resistor.
The voltage matching unit further comprises a second pull-up resistor, and the source electrode of the first PMOS tube is connected with the second power supply through the second pull-up resistor.
The voltage matching unit further comprises a third pull-up resistor, and the drain electrode of the second PMOS tube is connected with the first power supply through the third pull-up resistor.
The voltage matching unit further comprises a fourth pull-up resistor, and the source electrode of the second PMOS tube is connected with the second power supply through the fourth pull-up resistor.
In a second aspect, an embodiment of the present invention provides a display terminal, which includes the first aspect of the automatic picture correction device.
Compared with the prior art, the embodiment of the utility model provides a technical effect that can reach includes: the display mainboard judges the current placing state of the display by reading the current state value of the gyroscope module, and calls the corresponding display preset function according to the state value so as to realize automatic correction of the picture to achieve the best viewing angle. The method has the advantages that tedious operations of users are omitted, experience is improved, configuration of the display is reduced, and cost of the display is reduced. Additionally, the embodiment of the utility model provides an increased voltage matching unit, realized the level matching of gyroscope module and display mainboard on the one hand, on the other hand can make gyroscope module and display mainboard realize long distance signal transmission, still is suitable for at the large size display, and application scope is wider.
Drawings
In order to more clearly illustrate the technical solutions of the embodiments of the present invention, the drawings required to be used in the description of the embodiments are briefly introduced below, and it is obvious that the drawings in the following description are some embodiments of the present invention, and for those skilled in the art, other drawings can be obtained according to these drawings without any creative effort.
Fig. 1 is a circuit diagram of an automatic picture correction device according to an embodiment of the present invention.
Reference numerals
The display device comprises a display main board 1, a gyroscope module 2, a voltage matching unit 3, a first power supply VCC1, a second power supply VCC2, a first PMOS tube QS1, a second PMOS tube QS2, a first clock line interface SCL1, a second clock line interface SCL2, a first data line interface SDA1, a second data line interface SDA2, a first current limiting resistor R3, a second current limiting resistor R4, a third current limiting resistor R5, a fourth current limiting resistor R6, a first pull-up resistor R7, a second pull-up resistor R8, a third pull-up resistor R9 and a fourth pull-up resistor R10.
Detailed Description
The technical solutions in the embodiments of the present invention will be described clearly and completely with reference to the accompanying drawings in the embodiments of the present invention, wherein like component numbers represent like components. It is obvious that the embodiments to be described below are only a part of the embodiments of the present invention, and not all of them. Based on the embodiments in the present invention, all other embodiments obtained by a person skilled in the art without creative efforts belong to the protection scope of the present invention.
It will be understood that the terms "comprises" and/or "comprising," when used in this specification and the appended claims, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof.
It is also to be understood that the terminology used in the description of the embodiments of the invention herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the embodiments of the invention. As used in the description of the embodiments of the present invention and the appended claims, the singular forms "a," "an," and "the" are intended to include the plural forms as well, unless the context clearly indicates otherwise.
Referring to fig. 1, an embodiment of the present invention provides an automatic picture correction device for a display terminal, where the automatic picture correction device includes a display main board 1, a gyroscope module 2, and a voltage matching unit 3.
The display main board 1 comprises a first clock line interface SCL1 and a first data line interface SDA 1; the gyroscope module 2 comprises a second clock line interface SCL2 and a second data line interface SDA 2.
The communication mode between the display main board 1 and the gyroscope module 2 is I2C communication. Specifically, the transmission of the timing signals is achieved through the first clock line interface SCL1 and the second clock line interface SCL 2. The transmission of the data signal is realized through the first data line interface SDA1 and the second data line interface SDA 2.
The voltage matching unit 3 comprises a first PMOS transistor QS1, a second PMOS transistor QS2, a first power source VCC1 and a second power source VCC 2; wherein, the source of the first PMOS tube QS1 is connected with the first data line interface SDA1, and the drain of the first PMOS tube QS1 is connected with the second data line interface SDA 2; the source of the second PMOS pipe QS2 is connected with the first clock line interface SCL1, and the drain of the second PMOS pipe QS2 is connected with the second clock line interface SCL 2.
The first power supply VCC1 is respectively connected with the drain of the first PMOS transistor QS1 and the drain of the second PMOS transistor QS 2; the second power source VCC2 is respectively connected with the gate and the source of the first PMOS transistor QS 1; the second power source VCC2 is respectively connected to the gate and source of the second PMOS transistor QS 2. Specifically, in the present embodiment, the voltage of the first power VCC1 is 5V, and the voltage of the second power VCC2 is 3.3V.
In this embodiment, the signal that display mainboard 1 received is 3.3V, and the output signal of different model gyroscope modules 2 is also different, is 3.3V or 5V, when using the gyroscope module 2 that the output is 5V, need carry out signal transmission through voltage matching unit 3 with display mainboard 1. The specific principle is as follows:
the voltage matching unit 3 realizes the level matching according to the threshold voltage of the PMOS tube and the pull-up levels at the two ends of the drain electrode and the source electrode of the PMOS tube. When the level output by the second clock line interface SCL2 is 5V, according to the operating principle of the PMOS transistor, the drain voltage of the PMOS transistor is 5V and exceeds the threshold voltage of the gate by 3.3V, the second PMOS transistor QS2 is turned on, and the current flows from the drain to the source of the second PMOS transistor QS2, and the voltage of the second PMOS transistor QS2 is limited to 3.3V because the source of the second PMOS transistor QS2 is connected to the 3.3V second power source VCC 2. By the same principle, the level of the first data line interface SDA1 is also limited to 3.3V, thereby achieving level matching of the gyroscope module 2 and the display main board 1. Moreover, the voltage matching unit 3 can enable the gyroscope module 2 and the display main board 1 to realize long-distance signal transmission, and the display main board is still applicable to large-size displays and has wider application range.
Specifically, in an embodiment, when the output level of the gyroscope module 2 is 3.3V, the first PMOS transistor QS1 and the second PMOS transistor QS2 are replaced by two resistors with the same resistance, and the first pull-up resistor R7, the second pull-up resistor R8, the third pull-up resistor R9, and the fourth pull-up resistor R10 are left attached.
When the position of the display is changed, the horizontal placement is changed into the vertical placement, or the vertical placement is changed into the horizontal placement, the numerical value detected by the gyroscope module 2 is correspondingly changed, the display main board 1 reads the current state value of the gyroscope module 2, the current placement state of the display is judged, and the display main board 1 calls the corresponding display preset picture correction function according to the state value, so that the picture is automatically corrected to achieve the best viewing angle. The method has the advantages that tedious operations of users are omitted, experience is improved, configuration of the display is reduced, and cost of the display is reduced.
Furthermore, the voltage matching unit 3 further includes a first current limiting resistor R3, the second data line interface SDA2 is connected to the drain of the first PMOS transistor QS1 through the first current limiting resistor R3, and a first current limiting resistor R3 is connected in series in the circuit to avoid the element burnout due to excessive current, and simultaneously match the output impedance with the characteristic impedance of the transmission line, so as to suppress the reflection of the signal and affect the transmission quality of the signal.
Furthermore, the voltage matching unit 3 further includes a second current limiting resistor R4, the second clock line interface SCL2 is connected to the drain of the second PMOS transistor QS2 through the second current limiting resistor R4, and a second current limiting resistor R4 is connected in series in the circuit to avoid the element burning due to the excessive current, and simultaneously match the output impedance with the characteristic impedance of the transmission line, so as to suppress the reflection of the signal and affect the transmission quality of the signal.
Furthermore, the voltage matching unit 3 further includes a third current limiting resistor R5, the first clock line interface SCL1 is connected to the source of the second PMOS transistor QS2 through the third current limiting resistor R5, and a third current limiting resistor R5 is connected in series in the circuit to avoid the element burning due to the excessive current, and simultaneously match the output impedance with the characteristic impedance of the transmission line, so as to suppress the reflection of the signal and affect the transmission quality of the signal.
Furthermore, the voltage matching unit 3 further includes a fourth current limiting resistor R6, the first data line interface SDA1 is connected to the source of the first PMOS transistor QS1 through the fourth current limiting resistor R6, and a fourth current limiting resistor R6 is connected in series in the circuit to avoid the element burning due to excessive current, and simultaneously match the output impedance with the characteristic impedance of the transmission line, so as to suppress the signal reflection and affect the transmission quality of the signal.
Further, the voltage matching unit 3 further includes a first pull-up resistor R7, a drain of the first PMOS transistor QS1 is connected to the first power source VCC1 through the first pull-up resistor R7, and the connection of the first pull-up resistor R7 ensures that the drain of the first PMOS transistor QS1 is in a high-level 5V state, so that the circuit stability is improved, and a malfunction is avoided.
Further, the voltage matching unit 3 further includes a second pull-up resistor R8, the source of the first PMOS transistor QS1 is connected to the second power source VCC2 through the second pull-up resistor R8, and the connection of the second pull-up resistor R8 ensures that the source of the first PMOS transistor QS1 is in a high-level 3.3V state, so that the circuit stability is improved, and the occurrence of false operation is avoided.
Further, the voltage matching unit 3 further includes a third pull-up resistor R9, the drain of the second PMOS transistor QS2 is connected to the first power source VCC1 through the third pull-up resistor R9, and the connection of the third pull-up resistor R9 ensures that the drain of the second PMOS transistor QS2 is in a high-level 5V state, so that the circuit stability is improved, and the occurrence of false operation is avoided.
Further, the voltage matching unit 3 further includes a fourth pull-up resistor R10, a source of the second PMOS transistor QS2 is connected to the second power supply VCC2 through the fourth pull-up resistor R10, and the connection of the fourth pull-up resistor ensures that the source of the second PMOS transistor QS2 is in a high-level 3.3V state, so that the circuit stability is improved, and a malfunction is avoided.
The embodiment of the utility model provides a display terminal is still provided, this display terminal includes above arbitrary technical scheme's picture automatic correction device.
In the above embodiments, the descriptions of the respective embodiments have respective emphasis, and for parts that are not described in detail in a certain embodiment, reference may be made to related descriptions of other embodiments.
It will be apparent to those skilled in the art that various changes and modifications may be made without departing from the spirit and scope of the invention. Thus, while the invention has been described with respect to certain embodiments, it will be understood by those skilled in the art that various changes and modifications may be made without departing from the spirit and scope of the invention as defined in the appended claims.
The above description is for the specific embodiments of the present invention, but the protection scope of the present invention is not limited thereto, and any person skilled in the art can easily think of various equivalent modifications or replacements within the technical scope of the present invention, and these modifications or replacements should be covered within the protection scope of the present invention. Therefore, the protection scope of the present invention shall be subject to the protection scope of the claims.

Claims (10)

1. An automatic picture correction device, which is applied to a display terminal, comprises:
the display device comprises a display main board, a display control unit and a display control unit, wherein the display main board comprises a first clock line interface and a first data line interface;
a gyroscope module comprising a second clock line interface and a second data line interface;
the voltage matching unit comprises a first PMOS (P-channel metal oxide semiconductor) tube, a second PMOS tube, a first power supply and a second power supply;
the source electrode of the first PMOS tube is connected with the first data line interface, and the drain electrode of the first PMOS tube is connected with the second data line interface;
the source electrode of the second PMOS tube is connected with the first clock line interface, and the drain electrode of the second PMOS tube is connected with the second clock line interface;
the first power supply is respectively connected with the drain electrode of the first PMOS tube and the drain electrode of the second PMOS tube;
the second power supply is respectively connected with the grid electrode of the first PMOS tube, the source electrode of the first PMOS tube, the grid electrode of the second PMOS tube and the source electrode of the second PMOS tube.
2. The apparatus according to claim 1, wherein the voltage matching unit further comprises a first current limiting resistor, and the second data line interface is connected to a drain of the first PMOS transistor via the first current limiting resistor.
3. The apparatus according to claim 1, wherein the voltage matching unit further comprises a second current limiting resistor, and the second clock line interface is connected to a drain of the second PMOS transistor through the second current limiting resistor.
4. The apparatus according to claim 1, wherein the voltage matching unit further comprises a third current limiting resistor, and the first clock line interface is connected to the source of the second PMOS transistor through the third current limiting resistor.
5. The apparatus according to claim 1, wherein the voltage matching unit further comprises a fourth current limiting resistor, and the first data line interface is connected to the source of the first PMOS transistor through the fourth current limiting resistor.
6. The apparatus according to claim 1, wherein the voltage matching unit further comprises a first pull-up resistor, and a drain of the first PMOS transistor is connected to the first power supply via the first pull-up resistor.
7. The apparatus according to claim 1, wherein the voltage matching unit further comprises a second pull-up resistor, and the source of the first PMOS transistor is connected to the second power supply via the second pull-up resistor.
8. The apparatus according to claim 1, wherein the voltage matching unit further comprises a third pull-up resistor, and a drain of the second PMOS transistor is connected to the first power supply via the third pull-up resistor.
9. The apparatus according to claim 1, wherein the voltage matching unit further comprises a fourth pull-up resistor, and the source of the second PMOS transistor is connected to the second power supply via the fourth pull-up resistor.
10. A display terminal characterized by comprising the picture automatic correction apparatus according to any one of claims 1 to 9.
CN202022013399.0U 2020-09-15 2020-09-15 Automatic picture correction device and display terminal Active CN212749825U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202022013399.0U CN212749825U (en) 2020-09-15 2020-09-15 Automatic picture correction device and display terminal

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202022013399.0U CN212749825U (en) 2020-09-15 2020-09-15 Automatic picture correction device and display terminal

Publications (1)

Publication Number Publication Date
CN212749825U true CN212749825U (en) 2021-03-19

Family

ID=74991607

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202022013399.0U Active CN212749825U (en) 2020-09-15 2020-09-15 Automatic picture correction device and display terminal

Country Status (1)

Country Link
CN (1) CN212749825U (en)

Similar Documents

Publication Publication Date Title
KR100905795B1 (en) Mobile device of supporting uart and usb communication using same connector and operating method there-of
US10176140B2 (en) HDMI apparatus of high-definition TV has switching circuit that outputs low-level/ground potential to second pin of HDMI connector if a first signal is not outputted
WO2021098229A1 (en) Display control system and display screen
KR20080111281A (en) Method and system for processing connecting device and potable device using the same
CN105225646A (en) A kind of method and system adjusting the display parameter of display
CN212749825U (en) Automatic picture correction device and display terminal
CN110703892A (en) EC reset circuit and electronic equipment based on USB C type interface
US10748470B2 (en) Level shifter and projector
US20160232867A1 (en) Semiconductor device and mobile terminal
CN209658964U (en) A kind of QC protocol circuit
US9608476B2 (en) Charging system and charging method thereof
CN207397675U (en) Width view angle switch circuit and display device
US11181958B2 (en) Electronic device with power source control ciruitry for determining a current
CN110648635B (en) Backlight closing circuit and display device
CN213025343U (en) Time sequence control circuit and display device
CN108259826A (en) The image acquisition transmission system of multiple images is shown in same picture
CN210488494U (en) EC reset circuit and electronic equipment based on USB C type interface
CN112463482A (en) Serial port debugging method, circuit and module based on HDMI interface
KR101477349B1 (en) Universal power supplying apparatus and universal power supplying method
CN104202468B (en) A kind of means of communication, communicating terminal and terminal system
US11545822B2 (en) Protection circuit applied to electronic device and associated protection method
CN114520497B (en) Overvoltage protection circuit, method, quick charging wire, chip and storage medium
CN213125620U (en) External solid state hard disk circuit of camera
CN110943520B (en) Charging path management circuit of equipment and equipment
CN210627190U (en) Signal source input circuit for touch control all-in-one machine

Legal Events

Date Code Title Description
GR01 Patent grant
GR01 Patent grant