CN212695708U - Tamper-resistant protection circuit - Google Patents
Tamper-resistant protection circuit Download PDFInfo
- Publication number
- CN212695708U CN212695708U CN202020714503.6U CN202020714503U CN212695708U CN 212695708 U CN212695708 U CN 212695708U CN 202020714503 U CN202020714503 U CN 202020714503U CN 212695708 U CN212695708 U CN 212695708U
- Authority
- CN
- China
- Prior art keywords
- port
- power supply
- signal
- mos transistor
- supply unit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 230000008054 signal transmission Effects 0.000 claims abstract description 18
- 239000003990 capacitor Substances 0.000 claims description 10
- 238000007599 discharging Methods 0.000 claims description 6
- 230000005540 biological transmission Effects 0.000 abstract description 6
- 238000010586 diagram Methods 0.000 description 2
- 230000010365 information processing Effects 0.000 description 2
- 238000001514 detection method Methods 0.000 description 1
- 230000005611 electricity Effects 0.000 description 1
- 230000001960 triggered effect Effects 0.000 description 1
Images
Landscapes
- Power Sources (AREA)
Abstract
The utility model relates to a tamper-proof protection circuit, through triggering port linked switch with the switch, signal output port connects digital film server, and the transmission that the signal transmission port is used for falsifying signal data is falsified to the falsifying, and the signal is falsifying to transmit signal output port through falsifying signal transmission port. When the switch at the switch trigger port is closed, the first MOS tube is cut off, the second MOS tube is conducted, and the signal output port is in a conducting state at the moment, namely the normally closed port of the digital cinema server is driven to be in a closed state, and the digital cinema server normally works; when the switch at the switch trigger port is disconnected, the first MOS tube is conducted, the second MOS tube is cut off, the signal output port is in a high-impedance state at the moment, namely, the normally closed port of the digital cinema server is driven to be in an open state, and the digital cinema server stops working.
Description
Technical Field
The utility model belongs to the technical field of the LED display screen, especially, relate to tamper-resistant protection circuit.
Background
At present, an LED display screen only has a simple box door detection system to monitor the closed state of a box door, so that data is protected from being tampered, the state of the box door cannot be continuously monitored after power failure, digital copyright cannot be continuously and effectively protected, and the requirement of an information processing standard cannot be met.
Therefore, the LED display screen needs to be designed with a special anti-tampering protection circuit, and under the power-off state of the LED display screen, the information safety can be continuously protected, the digital copyright is maintained, and the information processing standard requirement is met.
SUMMERY OF THE UTILITY MODEL
Based on the technical problem, the utility model provides a last incessant protection circuit of preventing falsifying.
The utility model discloses a tamper-proof protection circuit in a first aspect, which comprises a switch trigger port, a first signal transmission port, a second signal transmission port, a power supply unit, a first MOS tube, a second MOS tube and a signal output port, the first input end of the first MOS tube, the first signal transmission port and the switch trigger port are electrically connected in parallel with the first output end of the power supply unit, the second input end of the first MOS tube, the first input end of the second MOS tube and the second signal transmission port are electrically connected with the second output end of the power supply unit in parallel, a second input end of the second MOS tube is electrically connected with a third output end of the power supply unit in parallel with one end of the signal output port, the output end of the first MOS tube, the output end of the second MOS tube and the other end of the signal output port are electrically connected to a ground end in parallel.
Preferably, a first resistor is arranged between the first input end and the output end of the first MOS transistor and between the first input end and the output end of the second MOS transistor, and the output end of the first MOS transistor and the output end of the second MOS transistor are both grounded.
Preferably, the first MOS transistor and the second MOS transistor are both N-channel MOS transistors.
Preferably, the first output end of the power supply unit, the second output end of the power supply unit and the third output end of the power supply unit are all provided with a second resistor.
Preferably, the power supply unit includes a diode and a charge-discharge capacitor, voltage is input to an input end of the diode, an output end of the diode is electrically connected with one end of the charge-discharge capacitor and outputs power supply voltage, and the other end of the charge-discharge capacitor is grounded.
From the foregoing the embodiment of the utility model provides a can know, the utility model discloses a trigger port linked switch with the switch, signal output port connects the digital cinema server, tampers the transmission that signal transmission port is used for tampering signal data, tampers the signal and transmits signal output port through tampering signal transmission port. When the switch at the switch trigger port is closed, the first MOS tube is cut off, the second MOS tube is conducted, and the signal output port is in a conducting state at the moment, namely the normally closed port of the digital cinema server is driven to be in a closed state, and the digital cinema server normally works; when the switch at the switch trigger port is disconnected, the first MOS tube is conducted, the second MOS tube is cut off, the signal output port is in a high-impedance state at the moment, namely, the normally closed port of the digital cinema server is driven to be in an open state, and the digital cinema server stops working.
Drawings
In order to illustrate the embodiments of the present invention or the technical solutions in the prior art more clearly, the drawings needed to be used in the description of the embodiments or the prior art will be briefly described below, it is obvious that the drawings in the following description are only some embodiments of the present invention, and for those skilled in the art, other drawings can be obtained according to these drawings without inventive exercise.
Fig. 1 is a schematic diagram of the tamper protection circuit of the present invention;
fig. 2 is a schematic diagram of the power supply unit of the present invention.
Detailed Description
In order to make the objects, features and advantages of the present invention more obvious and understandable, the drawings in the embodiments of the present invention are combined to clearly and completely describe the technical solutions in the embodiments of the present invention, and obviously, the described embodiments are only some embodiments, not all embodiments of the present invention. Based on the embodiments in the present invention, all other embodiments obtained by the skilled in the art without creative work belong to the protection scope of the present invention.
The utility model discloses a trigger port linked switch with the switch, signal output port connects the digital film server, tampers the transmission that signal transmission port is used for tampering signal data, tampers the signal and transmits signal output port through tampering signal transmission port. In the scheme, the first MOS transistor Q1 and the second MOS transistor Q2 are both N-channel MOS transistors, specifically, the first input terminal is a gate, the second input terminal is a drain, and the output terminal is a source.
Referring to fig. 1, the present invention discloses a tamper-proof protection circuit, which includes a switch trigger port P1/P2, a first signal transmission port P3/P4, a second signal transmission port P5/P6, a power supply unit, a first MOS transistor Q1, a second MOS transistor Q2 and a signal output port P7, wherein a first input terminal of the first MOS transistor Q1, a first signal transmission port P3/P4 and a first input terminal of the switch trigger port P1/P2 are electrically connected in parallel to a first output terminal VCC _ T of the power supply unit, a switch trigger port P1/P2 is grounded, a second input terminal of the first MOS transistor Q1, a second signal transmission port P5/P6 and a first input terminal of the second MOS transistor Q2 are electrically connected in parallel to a second output terminal VCC _ T of the power supply unit, a second input terminal of the second MOS transistor Q2 and a third output terminal VCC _ T of the signal output port P7 are electrically connected in parallel to the VCC _ T of the power supply unit, the output terminal of the first MOS transistor Q1, the output terminal of the second MOS transistor Q2 and the other end of the signal output port P7 are electrically connected in parallel to the ground GND _ T. The first output end VCC _ T of the power supply unit, the second output end VCC _ T of the power supply unit and the third output end VCC _ T of the power supply unit are respectively connected to the resistor R1, the resistor R2 and the resistor R3 and then connected to the circuit.
The utility model discloses a theory of operation does: when the switch at the switch trigger port is closed, the first MOS transistor Q1 is cut off, the second MOS transistor Q2 is turned on, and at this time, the signal output port is in a conducting state, that is, the normally closed port of the digital cinema server is driven to be in a closed state, and the digital cinema server normally works; when the switch at the switch trigger port is disconnected, the first MOS transistor Q1 is turned on, the second MOS transistor Q2 is turned off, and at this time, the signal output port is in a high-impedance state, that is, the normally closed port of the digital cinema server is driven to be in an open state, and the digital cinema server stops working.
In this embodiment, a resistor R6 is disposed between the first input terminal and the output terminal of the first MOS transistor Q1, a resistor R7 is disposed between the first input terminal and the output terminal of the second MOS transistor Q2, the resistances of R6 and R7 are both about 10M Ω, and the output terminal of the first MOS transistor Q1 and the output terminal of the second MOS transistor Q2 are both grounded.
Referring to fig. 2, the power supply unit includes a diode D1 and charging and discharging capacitors C1 and C2, wherein C1 is connected to C2 in parallel, the input terminal of the diode D1 inputs the voltage VCC, the output terminal of the diode D1 is electrically connected to one terminal of the charging and discharging capacitors C1/C2 and outputs the power supply voltage VCC _ T, and the other terminals of the charging and discharging capacitors C1 and C2 are grounded. When the cinema cuts off the power supply temporarily, the inside battery of digital cinema server can continue to maintain work for the server power supply, if this practical innovation is out of work data at this moment just can be followed the risk of being stolen in the LED box, so increased charge-discharge electric capacity in this practical innovation, can supply power when having a power failure, maintain circuit's normal operating. When the LED display screen is electrified, the capacitor can automatically store electricity again, and the safety of data in the whole LED display screen is protected uninterruptedly.
The HUB board of every box all has one the utility model discloses innovation, mainly by two trigger points, four transmission points, a signal output point and charge-discharge capacitance constitute, wherein trigger point P1, P2 linked switch, trigger switch switches between disconnection and closed state when the box door is opened or is closed, send out the signal to P3, P4, again by P3, P4 transmission signal to P5, P6, the state change of triggering digital cinema server's Normally Closed (NC) port after P7 that has connected digital cinema server receives the signal. The digital film server can immediately interrupt or recover the output of the film signal source after receiving the signal, thereby playing the role of protecting the digital copyright. The utility model discloses an it is adjacent vertical and horizontal box respectively to connect in series P3\ P4, P5\ P6 the utility model discloses the innovation, when the work of whole screen, if individual box back lid is opened micro-gap switch and is triggered and will send the signal to adjacent box, the signal can be through the horizontal and vertical interface transmission between the box, finally transmits the digital cinema server, and the server receives the output that the same can interrupt the film signal source immediately after the signal.
In the above embodiments, the descriptions of the respective embodiments have respective emphasis, and for parts that are not described in detail in a certain embodiment, reference may be made to related descriptions of other embodiments.
Above is the description to the technical scheme that the utility model provides, to technical personnel in the field, according to the utility model discloses the thought of embodiment all has the change part on concrete implementation and range of application, to sum up, this description content should not be understood as the restriction of the utility model.
Claims (5)
1. A tamper-proof protection circuit is characterized by comprising a switch trigger port, a first signal transmission port, a second signal transmission port, a power supply unit, a first MOS transistor, a second MOS transistor and a signal output port, the first input end of the first MOS tube, the first signal transmission port and the switch trigger port are electrically connected in parallel with the first output end of the power supply unit, the second input end of the first MOS tube, the first input end of the second MOS tube and the second signal transmission port are electrically connected with the second output end of the power supply unit in parallel, a second input end of the second MOS tube is electrically connected with a third output end of the power supply unit in parallel with one end of the signal output port, the output end of the first MOS tube, the output end of the second MOS tube and the other end of the signal output port are electrically connected to a ground end in parallel.
2. The anti-tamper protection circuit according to claim 1, wherein a first resistor is disposed between the first input terminal and the output terminal of the first MOS transistor and between the first input terminal and the output terminal of the second MOS transistor, and the output terminal of the first MOS transistor and the output terminal of the second MOS transistor are both grounded.
3. The tamper-resistant protection circuit according to claim 1, wherein the first MOS transistor and the second MOS transistor are both N-channel MOS transistors.
4. The tamper-resistant protection circuit according to claim 1, wherein the first output terminal of the power supply unit, the second output terminal of the power supply unit, and the third output terminal of the power supply unit are provided with second resistors.
5. The tamper-proof protection circuit according to claim 1, wherein the power supply unit includes a diode and a charging and discharging capacitor, a voltage is input to an input end of the diode, an output end of the diode is electrically connected to one end of the charging and discharging capacitor and outputs a power supply voltage, and the other end of the charging and discharging capacitor is grounded.
Priority Applications (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202020714503.6U CN212695708U (en) | 2020-04-30 | 2020-04-30 | Tamper-resistant protection circuit |
| PCT/CN2021/083931 WO2021218534A1 (en) | 2020-04-30 | 2021-03-30 | Anti-tamper protection circuit |
| EP21797846.9A EP4145656A4 (en) | 2020-04-30 | 2021-03-30 | Anti-tamper protection circuit |
| US18/049,644 US11847255B2 (en) | 2020-04-30 | 2022-10-26 | Anti-tamper protection circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202020714503.6U CN212695708U (en) | 2020-04-30 | 2020-04-30 | Tamper-resistant protection circuit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN212695708U true CN212695708U (en) | 2021-03-12 |
Family
ID=74886454
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202020714503.6U Active CN212695708U (en) | 2020-04-30 | 2020-04-30 | Tamper-resistant protection circuit |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN212695708U (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113205766A (en) * | 2021-04-01 | 2021-08-03 | 深圳市时代华影科技股份有限公司 | LED display screen, data display control method and screen system |
| WO2021218534A1 (en) * | 2020-04-30 | 2021-11-04 | 深圳市时代华影科技股份有限公司 | Anti-tamper protection circuit |
| WO2022206288A1 (en) * | 2021-04-01 | 2022-10-06 | 深圳市时代华影科技股份有限公司 | Anti-tamper circuit, led cabinet, and led display screen |
-
2020
- 2020-04-30 CN CN202020714503.6U patent/CN212695708U/en active Active
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2021218534A1 (en) * | 2020-04-30 | 2021-11-04 | 深圳市时代华影科技股份有限公司 | Anti-tamper protection circuit |
| CN113205766A (en) * | 2021-04-01 | 2021-08-03 | 深圳市时代华影科技股份有限公司 | LED display screen, data display control method and screen system |
| WO2022206288A1 (en) * | 2021-04-01 | 2022-10-06 | 深圳市时代华影科技股份有限公司 | Anti-tamper circuit, led cabinet, and led display screen |
| WO2022206285A1 (en) * | 2021-04-01 | 2022-10-06 | 深圳市时代华影科技股份有限公司 | Led display screen and data display control method therefor, and screen system |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN212695708U (en) | Tamper-resistant protection circuit | |
| CN212033764U (en) | Tamper-resistant protection circuit | |
| US4357601A (en) | Tamper protection for an automatic remote meter reading unit | |
| US7679224B2 (en) | Circuit for protecting computer | |
| US4680574A (en) | Appliance anti-theft circuitry | |
| CN102854907A (en) | Tamper circuit based on STM32 chip | |
| CN211653795U (en) | Tamper pin extension circuit and POS machine | |
| CN110569679A (en) | Cover-detaching self-destruction circuit for terminal and control method thereof | |
| CN211528516U (en) | Uncap detection circuitry and table meter | |
| CN210324204U (en) | A tear lid self-destruction circuit open for terminal | |
| CN206341269U (en) | Mobile terminal | |
| CN206147828U (en) | Prevent tearing open circuit and code keypad | |
| CN204516008U (en) | A kind of automatic alarm system of tamper | |
| US11847255B2 (en) | Anti-tamper protection circuit | |
| US8504326B2 (en) | Multilevel timestamp detection circuit and method | |
| CN111766933B (en) | Power supply protection circuit and electronic device with same | |
| CN207233129U (en) | A kind of Pickproof alarm system | |
| CN203840435U (en) | Camera with end-of-line resistor detection function | |
| CN205863890U (en) | A kind of relay load short circuits, broken circuit detection circuit | |
| CN207251175U (en) | Multi-path electricity protection circuit | |
| CN109871111B (en) | Display and electronic device using same | |
| CN215647854U (en) | Anti-dismantling and anti-damage safety module | |
| CN2865099Y (en) | Breaking protection circuit | |
| CN215728607U (en) | Seat detection circuit and vehicle detection system | |
| CN204680126U (en) | A kind of safety alarm system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GR01 | Patent grant | ||
| GR01 | Patent grant |