CN212649180U - Double-interface switching circuit and Type-C concentrator - Google Patents

Double-interface switching circuit and Type-C concentrator Download PDF

Info

Publication number
CN212649180U
CN212649180U CN202021173841.XU CN202021173841U CN212649180U CN 212649180 U CN212649180 U CN 212649180U CN 202021173841 U CN202021173841 U CN 202021173841U CN 212649180 U CN212649180 U CN 212649180U
Authority
CN
China
Prior art keywords
interface
signal
circuit
resistor
control circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202021173841.XU
Other languages
Chinese (zh)
Inventor
廖卓文
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Guangdong Gopod Group Holding Co Ltd
Original Assignee
Guangdong Gopod Group Holding Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Guangdong Gopod Group Holding Co Ltd filed Critical Guangdong Gopod Group Holding Co Ltd
Priority to CN202021173841.XU priority Critical patent/CN212649180U/en
Application granted granted Critical
Publication of CN212649180U publication Critical patent/CN212649180U/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Power Sources (AREA)

Abstract

The application discloses a double-interface switching circuit and a Type-C concentrator, wherein the double-interface switching circuit comprises two first interfaces (an interface A and an interface B); the detection circuit generates a corresponding detection signal when the first interface is accessed to the external equipment; when the control circuit determines that the corresponding first interface is accessed with a power supply signal according to the detection signal, the control circuit transmits the power supply signal to the other first interface for output, and the other first interface is an interface for transmitting a data signal; the control circuit is also configured to determine that the corresponding first interface is accessed to a data signal according to the detection signal, then another first interface is switched to be an interface for transmitting a power signal, double-interface blind plugging is realized, and the type of the interface access equipment can be automatically identified, so that a data signal transmission path is automatically switched, an interface function is flexibly configured, the interface data transmission efficiency is ensured and improved, the expansibility of the interface function is improved, and the reliability and the practicability of the double-interface switching circuit are improved.

Description

Double-interface switching circuit and Type-C concentrator
Technical Field
The utility model belongs to the technical field of the interface function is extended, especially, relate to a two interfaces blind plug Type-C signal conversion circuit and Type-C concentrator.
Background
At present, with the development of science and technology, electronic products become more and more essential parts of people's life, people hope to be able to one machine for multiple purposes or one machine can expand many application functions to reduce the quantity, weight, etc. of the electronic equipment that carries, therefore, the electronic product of single interface has not satisfied people's demand. The Type-C interface is used as a double-sided pluggable interface, supports double-sided insertion of the USB interface, solves the worldwide problem of 'the USB is inserted for a long time', has high data transmission speed and high compatibility, and is widely applied to the aspects of data transmission and signal conversion.
The traditional Type-C HUB (Type-C HUB) product design generally comprises a USB (universal serial bus) 3.0 interface, an HDMI (high-definition multimedia interface) interface and a Type-C interface; or two Type-C interfaces are included, but the interface function is fixedly set, for example, one Type-C interface is fixedly used for connecting a notebook computer, fetching data from the notebook computer, and expanding a USB interface, an HDMI interface, an RJ45 interface, an SD interface, and the like; another Type-C interface is fixedly connected with a power adapter, and the power is taken from the power adapter to charge a computer, so that great inconvenience is brought to the user in the actual use process, when the wrong Type-C interface is inserted, data transmission and charging (power utilization) can be influenced, the function expansion of a product is not facilitated, and the use experience of the product is poor.
SUMMERY OF THE UTILITY MODEL
An object of this application is to provide a dual interface switching circuit and Type-C concentrator, it is fixed to aim at solving the Type-C interface function that traditional Type-C HUB scheme exists Type-C HUB, and the Type that can not automatic identification interface access equipment leads to data transmission inefficiency, the poor problem of interface function expansibility with automatic switch-over signal path.
A first aspect of an embodiment of the present application provides a dual interface switching circuit, where the dual interface switching circuit includes:
two first interfaces;
the detection circuit is connected with each first interface and is configured to generate a corresponding detection signal when the first interface is connected to external equipment;
the control circuit is respectively connected with the two first interfaces and the detection circuit, and is configured to transmit the power signal to the other first interface for output when the power signal is determined to be accessed to the corresponding first interface according to the detection signal, wherein the other first interface is an interface for transmitting a data signal;
the control circuit is further configured to switch another first interface to be an interface for transmitting a power signal when it is determined that the corresponding first interface is accessed by a data signal according to the detection signal.
In one embodiment, the detection circuit comprises:
the first detection circuit is connected with one of the first interfaces and the control circuit and is configured to generate a first detection signal when the first interface is connected with a first power supply signal sent by first external equipment;
and the second detection circuit is connected with the other first interface and the control circuit and is configured to generate a second detection signal when the first interface is connected with a second power supply signal sent by a second external device.
In one embodiment, the control circuit is further configured to generate a gating control signal according to the first detection signal and the second detection signal, and the dual interface switching circuit further includes:
and the gating switch circuit is connected with the two first interfaces and the control circuit and is configured to gate and output the data signal transmitted by one of the first interfaces according to the gating control signal.
In one embodiment, the control circuit is further configured to generate a distribution enable signal according to the first detection signal and the second detection signal; the dual interface switching circuit further comprises:
and the signal distribution circuit is connected with the gating switch circuit and the control circuit and is configured to distribute and output the data signals gated and output by the gating switch circuit according to the distribution enabling signals.
In one embodiment, the control circuit is further configured to generate a power supply control signal according to the first detection signal and the second detection signal; the dual interface switching circuit further comprises:
and the power supply control circuit is connected with the two first interfaces and the control circuit and is configured to control the connection and disconnection between the first power supply signal and the two first interfaces and between the second power supply signal and the two first interfaces according to the power supply control signal.
In one embodiment, the gate switching circuit includes:
the first gating switch unit is connected with the two first interfaces and the control circuit and is configured to gate and output a positive data signal transmitted by one of the two first interfaces according to a first sub-gating control signal;
the second gating switch unit is connected with the two first interfaces and the control circuit and is configured to gate and output a reverse connection data signal transmitted by one of the two first interfaces according to a second sub-gating control signal;
wherein the gate control signal includes the first sub-gate control signal and the second sub-gate control signal.
In one embodiment, the two first interfaces are further configured to transmit USB signals, and the control circuit is further configured to generate USB strobe control signals according to the first detection signal and the second detection signal;
the dual interface switching circuit further comprises:
and the USB signal gating circuit is connected with the two first interfaces and the control circuit and is configured to gate and output the USB signal transmitted by one of the two first interfaces according to a USB gating control signal.
In one embodiment, the first detection circuit comprises: the circuit comprises a first resistor, a second resistor, a third resistor and a first field effect transistor; the first end of the first resistor is connected with the first interface circuit, the second end of the first resistor is connected with the first end of the third resistor and the grid electrode of the first field effect transistor, the second end of the third resistor and the source electrode of the first field effect transistor are connected with a power ground, the drain electrode of the first field effect transistor is connected with the first end of the second resistor, and the second end of the second resistor is connected with the first direct current end.
In one embodiment, the first gate switching unit includes: the first multi-way switch chip, the fourth resistor, the fifth resistor, the sixth resistor and the first capacitor; the high-speed positive signal end of the first channel of the B port of the first multi-way switch chip, the high-speed negative signal end of the first channel of the B port of the first multi-way switch chip, the high-speed positive signal end of the second channel of the B port of the first multi-way switch chip and the high-speed negative signal end of the second channel of the B port of the first multi-way switch chip are connected with the first interface circuit, the high-speed positive signal end of the first channel of the C port of the first multi-way switch chip, the high-speed negative signal end of the first channel of the C port of the first multi-way switch chip, the high-speed positive signal end of the second channel of the C port of the first multi-way switch chip and the high-speed negative signal end of the second channel of the C port of the first multi-way switch chip are connected with the first interface circuit, the high-speed positive signal end of the first channel of the A port of the first multi-way switch chip, the high-speed negative signal end, The high-speed positive signal end of the second channel of the port A of the first multi-way switch chip and the high-speed negative signal end of the second channel of the port A of the first multi-way switch chip are connected to the signal distribution circuit in common;
the grounding end of the first multi-way switch chip is connected with a power ground, the port selection end of the first multi-way switch chip is connected with the first end of the fourth resistor and the control circuit, the first end of the fourth resistor is connected with the second direct-current end, the enabling end of the first multi-way switch chip is connected with the first end of the fifth resistor, the second end of the fifth resistor is connected with the power ground, the power end of the first multi-way switch chip is connected with the first end of the sixth resistor and the first end of the first capacitor, the second end of the sixth resistor is connected with the second direct-current end, and the second end of the first capacitor is connected with the power ground.
A second aspect of the present application provides a Type-C hub, which includes the dual-interface switching circuit described in any one of the above; and the combination of (a) and (b),
and the second interface is connected with the double-interface switching circuit and is used for transmitting USB signals.
Compared with the prior art, the embodiment of the utility model beneficial effect who exists is: the double-interface switching circuit is connected to external equipment through two first interfaces; the detection circuit generates a corresponding detection signal when the first interface is accessed to the external equipment; when the control circuit determines that the corresponding first interface is accessed with a power supply signal according to the detection signal, the control circuit transmits the power supply signal to the other first interface for output, and the other first interface is an interface for transmitting a data signal; the control circuit is also configured to determine that the corresponding first interface is accessed to a data signal according to the detection signal, then another first interface is switched to be an interface for transmitting a power signal, double-interface blind plugging is realized, and the type of the interface access equipment can be automatically identified, so that a data signal transmission path is automatically switched, the interface function is flexibly configured, the interface data transmission efficiency is ensured and improved, the expansibility of the interface function is improved, and the reliability and the practicability of the double-interface switching circuit are improved.
Drawings
Fig. 1 is a schematic structural diagram of a dual interface switching circuit according to an embodiment of the present disclosure;
fig. 2 is a schematic structural diagram of a dual interface switching circuit according to an embodiment of the present disclosure;
fig. 3 is a schematic structural diagram of a dual interface switching circuit according to an embodiment of the present disclosure;
fig. 4 is a schematic structural diagram of a dual interface switching circuit according to an embodiment of the present disclosure;
fig. 5 is a schematic structural diagram of a dual interface switching circuit according to an embodiment of the present disclosure;
fig. 6 is a schematic structural diagram of a dual interface switching circuit according to an embodiment of the present disclosure;
fig. 7 is a schematic structural diagram of a dual interface switching circuit according to an embodiment of the present disclosure;
fig. 8 is a schematic structural diagram of a dual interface switching circuit according to an embodiment of the present disclosure;
fig. 9 is a schematic structural diagram of a dual interface switching circuit according to an embodiment of the present application;
fig. 10 is a schematic diagram of an exemplary circuit of a first detection circuit, a second detection circuit and a control circuit in a dual interface switching circuit according to an embodiment of the present disclosure;
fig. 11 is a schematic circuit diagram of an example of a gating switch circuit and a signal distribution circuit in a dual-interface switching circuit according to an embodiment of the present disclosure;
fig. 12 is a schematic structural diagram of a dual interface switching circuit according to an embodiment of the present application;
fig. 13 is a schematic diagram of an exemplary circuit of a power supply control circuit in a dual interface switching circuit according to an embodiment of the present disclosure;
fig. 14 is a schematic structural diagram of a Type-C hub according to an embodiment of the present application.
Detailed Description
In order to make the technical problems, technical solutions and advantageous effects to be solved by the present application clearer, the present application is further described in detail below with reference to the accompanying drawings and embodiments. It should be understood that the specific embodiments described herein are merely illustrative of the present application and are not intended to limit the present application.
It will be understood that when an element is referred to as being "secured to" or "disposed on" another element, it can be directly on the other element or be indirectly on the other element. When an element is referred to as being "connected to" another element, it can be directly connected to the other element or be indirectly connected to the other element.
It will be understood that the terms "length," "width," "upper," "lower," "front," "rear," "left," "right," "vertical," "horizontal," "top," "bottom," "inner," "outer," and the like, refer to an orientation or positional relationship illustrated in the drawings for convenience in describing the present application and to simplify description, and do not indicate or imply that the referenced device or element must have a particular orientation, be constructed and operated in a particular orientation, and thus should not be construed as limiting the present application.
Furthermore, the terms "first", "second" and "first" are used for descriptive purposes only and are not to be construed as indicating or implying relative importance or implicitly indicating the number of technical features indicated. Thus, a feature defined as "first" or "second" may explicitly or implicitly include one or more of that feature. In the description of the present application, "a plurality" means two or more unless specifically limited otherwise.
Fig. 1 shows a schematic structural diagram of a dual-interface switching circuit provided in a first embodiment of the present application, and for convenience of description, only the parts related to this embodiment are shown, and detailed descriptions are as follows:
a dual interface switching circuit comprising: two first interfaces 11, a detection circuit 12 and a control circuit 13. Wherein, the two first interfaces 11 are an interface A and an interface B; the detection circuit 12 is connected with the interface A and the interface B and is configured to generate corresponding detection signals when the interface A and the interface B are connected with external equipment; the control circuit 13 is respectively connected with the interface a, the interface B and the detection circuit 12, and is configured to transmit the power signal to the interface B for output when the corresponding interface a is accessed with the power signal according to the detection signal, and the interface B is an interface for transmitting the data signal; the control circuit 13 is further configured to switch the interface B to an interface for transmitting the power signal when it is determined that the corresponding interface a accesses the data signal according to the detection signal.
In a specific implementation, the external device is a terminal device, such as a computer, a mobile phone, or a power supply device, such as a power adapter. The two first interfaces 11 can access external devices and transmit data or power signals output by the external devices. When the interface a and the interface B are connected to the external device, the interface a and the interface B transmit corresponding connection confirmation signals (CC signals) to the control circuit 13, and the detection circuit 12 generates corresponding detection signals, specifically, detects and generates power signals transmitted by the connected external device, according to the detection signals generated when the interface a and the interface B are connected to the external device. Therefore, when the control circuit 13 determines that the a interface is connected to the external device and transmits a power signal output by the external device according to the detection signal, the a interface is set as a power interface for connecting to a power device (e.g., a power adapter) and transmitting the power signal to the B interface to supply power to the external device (e.g., a computer) connected to the B interface, and the B interface is used as a data signal interface for transmitting data output by the external device (e.g., a computer); when the control circuit 13 determines that the interface a is accessed by a data signal according to the detection signal, the interface B is switched to an interface for transmitting a power signal, and the interface is used to access a power device (e.g., a power adapter), and transmit the power signal to the interface a to supply power to an external device (e.g., a computer) accessed by the interface a, where the interface a is used as a data transmission interface. Optionally, the data signal includes an audio/video signal and the like.
Optionally, the two first interfaces 11 (i.e., the a interface and the B interface) are both Type-C interfaces or Lightning interfaces, and when the external device is plugged in through the a interface and the B interface, the blind plugging is realized by forward plugging and reverse plugging.
According to the embodiment of the application, blind plugging of the double Type-C interfaces can be realized, the types of the interface access equipment can be automatically identified, the interface functions can be automatically switched, the interface functions are flexibly configured, the interface data transmission efficiency is improved, and the expansibility of the interface functions is improved.
Referring to fig. 2, in one embodiment, the detection circuit 12 includes: a first detection circuit 121 and a second detection circuit 122. A first detection circuit 121, connected to the a interface and the control circuit 13, configured to generate a first detection signal when the a interface is connected to a first power signal sent by a first external device; and a second detection circuit 122, connected to the B interface and control circuit 13, configured to generate a second detection signal when the B interface is connected to a second power signal transmitted by a second external device.
In a specific implementation, the first external device may be a terminal device, such as a computer, a mobile phone, or a power supply device, such as a power adapter; the second external device may be a terminal device such as a computer, a mobile phone, etc., or a power supply device such as a power adapter, etc. When the a interface is connected to the first external device, the first detection circuit 121 generates a first detection signal according to a first power signal sent by the first external device; and when the interface B is accessed into the second external equipment, generating a second detection signal according to a second power supply signal sent by the second external equipment. The control circuit 13 can determine whether the a interface and the B interface are connected to the external device and whether the connected external device is the power supply device by the first detection signal and the second detection signal, for example, when the first detection signal is a low level signal, it determines that the external device connected to the a interface is the power supply device. Therefore, when the control circuit 13 determines that the first external device accessed by the a interface transmits the first power signal output by the first external device according to the detection signal (i.e., the first detection signal and the second detection signal), the a interface is set as a power interface to access the power device (e.g., a power adapter), and transmits the power signal to the B interface to supply power to the second external device (e.g., a computer) accessed by the B interface, and the B interface is used as a data signal interface for transmitting data output by the second external device (e.g., a computer); when the control circuit 13 determines that the interface a is accessed by a data signal according to the detection signal, the interface B is switched to an interface for transmitting a power signal, and the interface is used to access a power device (e.g., a power adapter), and transmit the power signal to the interface a to supply power to a first external device (e.g., a computer) accessed by the interface a, where the interface a is used as a data transmission interface.
Whether this application embodiment can export electrical signal to the external equipment that A interface and B interface insert corresponds the detection to make control circuit confirm that the interface corresponds the external equipment type of inserting, thereby configure into power source or data transmission interface with the interface, realize the type that automatic identification interface inserted equipment, and automatic nimble configuration interface function, promoted the expansibility of interface function, improved dual interface switching circuit's practicality.
Referring to fig. 3, in one embodiment, the control circuit 13 is further configured to generate a gating control signal according to the first detection signal and the second detection signal, and the dual interface switching circuit further includes: the switching circuit 14 is gated. And the gating switch circuit 14 is connected with the two first interfaces 11 and the control circuit 13 and is configured to gate and output the data signal transmitted by one of the first interfaces 11 according to the gating control signal.
In a specific implementation, the two first interfaces 11 are an a interface and a B interface, and the control circuit 13 can determine whether the a interface and the B interface are respectively connected to a terminal device (e.g., a computer, a mobile phone, etc.) or a power supply device (e.g., a power adapter, etc.) according to the first detection signal and the second detection signal, so as to correspondingly generate a gating control signal to control the gating switch circuit 14 to gate and output a data signal sent by the terminal device connected to the first interface. For example, when the control circuit 13 determines that the interface a is accessed by a computer and the interface B is accessed by a power adapter according to the first detection signal and the second detection signal, the gating switch circuit 14 is controlled to gate and output the data signal sent by the first device accessed by the interface a, and simultaneously, the first power signal accessed by the interface B is transmitted to the computer terminal accessed by the interface a to charge the computer; when the control circuit 13 determines that the interface a is accessed by the computer and the interface B is not accessed by the device according to the first detection signal and the second detection signal, the gating switch circuit 14 is controlled to gate and output the data signal sent by the computer accessed by the interface a, and the interface B is switched to be the power interface for accessing the power adapter; when the control circuit 13 determines that the interface A is accessed to a power adapter according to the first detection signal and the second detection signal, and the interface B is accessed to a computer, the gating switch circuit 14 is controlled to gate and output the data signal sent by the computer accessed to the interface B, and simultaneously, the first power signal accessed to the interface A is transmitted to the computer end accessed to the interface B so as to charge the computer; when the control circuit 13 determines that the interface a is not connected to the device according to the first detection signal and the second detection signal, and the interface B is connected to the computer, the gating switch circuit 14 is controlled to gate and output the data signal sent by the computer connected to the interface B, and the interface a is switched to the power interface for connecting to the power adapter. Thereby realize two interface blind plugs, and can automatic identification interface access device's type to automatic switch-over data signal transmission path, nimble configuration interface function has improved interface data transmission efficiency, has promoted interface function's expansibility and practicality.
Referring to fig. 3, in one embodiment, the control circuit 13 is further configured to generate a distribution enable signal according to the first detection signal and the second detection signal; the dual interface switching circuit further comprises: a signal distribution circuit 15. And the signal distribution circuit 15 is connected with the gate switching circuit 14 and the control circuit 13 and is configured to distribute and output the data signals gated and output by the gate switching circuit 14 according to the distribution enabling signals.
In specific implementation, data signals sent by external equipment can be transmitted through an interface a and an interface B, and the control circuit 13 controls the gating switch circuit 14 to gate and output the data signals sent by the external equipment according to different types of the external equipment accessed by the interfaces, for example, when the interface a is accessed to a computer and the interface B is accessed to a power adapter, the computer accessed by the interface a provides a first data signal, and the power adapter accessed by the interface B provides a second power signal; when the A interface is connected with the power adapter and the B interface is connected with the computer, the computer connected with the B interface provides a second data signal, and the power adapter connected with the A interface provides a first power signal.
Optionally, the first data signal and the second data signal include data signals such as audio and video signals, and therefore the signal distribution circuit 15 distributes the first data signal or the second data signal output by the gating switch circuit 14 in a gating manner and outputs the first data signal or the second data signal to a rear-stage circuit, for example, an audio and video signal processing circuit or other application circuits, so that further gating output and configuration management of the data signals transmitted by the interface a and the interface B are achieved, information interaction between a module corresponding to the rear-stage circuit and external equipment is achieved, specific application requirements are met, and reliability and practicability of the dual-interface switching circuit are improved.
Referring to fig. 4, in one embodiment, the control circuit 13 is further configured to generate a power supply control signal according to the first detection signal and the second detection signal; the dual interface switching circuit further comprises: a power supply control circuit 16. And the power supply control circuit 16 is connected with the two first interfaces and the control circuit 13 and is configured to control the connection and disconnection between the first power supply signal and the two first interfaces 11 and between the second power supply signal and the two first interfaces 11 according to the power supply control signal.
In specific implementation, the power supply control circuit 16 is connected in series between the interface a and the interface B and is connected to the control circuit 13, and when the interface a is connected to the power adapter, the control circuit 13 controls the power supply control circuit 16 to turn on a first power signal provided by the power adapter connected to the interface a to the interface B to supply power to a computer connected to the interface B, and turn off a second power signal connected to the interface B to prevent the second power signal from flowing back to the interface a and causing damage to components in the interface a and associated circuits. Similarly, the control circuit 13 can also transmit the second power signal provided by the power adapter accessed by the B interface to the computer terminal accessed by the a interface through controlling the power supply control circuit 16 when the B interface is accessed to the power adapter, so as to supply power to the computer, and turn off the first power signal accessed by the a interface, so as to prevent the first power signal from reversely flowing to the B interface, which causes the components in the B interface and the associated circuits to be damaged, thereby improving the safety and reliability of the interface switching circuit when the dual interface is plugged in a blind manner.
Optionally, the power supply control circuit 16 includes a switching tube, and can turn on the first power signal output by the interface a to the interface B according to the power supply control signal output by the control circuit 13, and turn off the second power signal, so as to perform power signal reverse-filling protection on the interface a and a circuit associated with the interface a; and can turn on the second power signal output by the interface B to the interface a according to the power supply control signal output by the control circuit 13, and turn off the first power signal, so as to perform power signal reverse-flow protection on the interface B and a circuit associated with the interface B.
Referring to fig. 5, in one embodiment, the gating switch circuit 14 includes: a first gate switching unit 141 and a second gate switching unit 142. A first gating switching unit 141 connected to the a interface, the B interface, and the control circuit 13, and configured to gate and output a positive data signal transmitted by one of the a interface and the B interface according to a first sub-gating control signal; a second gating switch unit 142, connected to the a interface, the B interface and the control circuit 13, and configured to gate and output a reverse data signal transmitted by one of the a interface and the B interface according to a second sub-gating control signal; wherein the gate control signal includes a first sub-gate control signal and a second sub-gate control signal.
In a specific implementation, the control circuit 13 may determine that the a interface is being inserted into the first external device or being inserted backwards into the first external device according to a connection confirmation signal (CC1 signal) correspondingly transmitted when the a interface accesses the external device, and the control circuit 13 may determine that the B interface is being inserted into the second external device or being inserted backwards into the second external device according to a connection confirmation signal (CC2 signal) correspondingly transmitted when the B interface accesses the external device. Optionally, when the first external device is plugged into the interface a, the interface a transmits the data signal sent by the first external device as a first forward data signal; on the contrary, when the first external device is inserted into the interface a in a reverse connection manner, the interface a transmits the data signal sent by the first external device as a first reverse connection data signal. When the second external equipment is plugged into the interface B, the interface B transmits the data signal sent by the second external equipment to be a second forward data signal; on the contrary, when the second external device is inserted into the interface B in a reverse connection mode, the interface B transmits the data signal sent by the second external device as a second reverse connection data signal.
When the control circuit 13 determines that the interface a is plugged into the first external device and the first external device sends a first power signal (i.e., a first detection signal that is not at a low level), a first sub-gating control signal at a first level is generated to control the first gating switching unit 141 to gate and output a first positive data signal sent by the first external device to the signal distribution circuit 15 for distribution and output, and at the same time, the control circuit 13 controls the interface B to be switched to the power interface for accessing the power adapter (i.e., a second external device), and the control circuit 13 may further control the power supply control circuit 16 to transmit a second power signal output by the power adapter accessed by the interface B to the interface a for supplying power to the first external device; when the control circuit 13 determines that the interface B is plugged into the second external device and the second external device does not send the second power signal, the first sub-gating control signal with the second level is generated to control the first gating switching unit 141 to gate and output the second forward data signal sent by the second external device to the signal distribution circuit 15 for distribution and then output, and at the same time, the control circuit controls to switch the interface a to be the power interface and controls the power supply control circuit 16 to transmit the first power signal output by the power adapter connected to the interface a to the interface B to supply power to the second external device. Similarly, when the control circuit 13 determines that the interface a is reversely inserted into the first external device and the first external device sends a first power signal, the control circuit generates a second sub-gating control signal of the first level to control the second gating switching unit 142 to gate and output the first reverse connection data signal sent by the first external device to the signal distribution circuit 15 for distribution and then output, and controls the interface B to be switched to be the power interface, and controls the power supply control circuit 16 to transmit the second power signal accessed by the interface B to the interface a to supply power to the first external device; when the control circuit 13 determines that the interface B is reversely plugged into the second external device and the second external device sends a second power signal, the second sub-gating control signal with the second level is generated to control the second gating switching unit 142 to gate and output the second reverse data signal sent by the second external device to the signal distribution circuit 15 for distribution and then output, and at the same time, the interface a is controlled to be switched to be the power interface, and the power supply control circuit 16 is controlled to transmit the first power signal accessed by the interface a to the interface B to supply power to the second external device. The data transmission method and the data transmission device have the advantages that when the double interfaces are subjected to blind plugging to access the external equipment, the positive connection data signal or the negative connection data signal transmitted by the gated output interface is controlled, the interface for transmitting the power signal or the interface for not transmitting the data signal is switched to be the power interface function, the external power equipment supplies power to the electric equipment accessed by the other interface, the interface functions are flexibly configured, the data transmission sensitivity and the responsiveness are high, and the data transmission efficiency is improved.
Referring to fig. 6, in one embodiment, the a interface is further configured to transmit a first USB signal sent by a first external device; the interface B is also configured to transmit a second USB signal sent by a second external device; the control circuit 13 is further configured to generate a USB strobe control signal according to the first detection signal and the second detection signal; the dual interface switching circuit further comprises: the USB signal gating circuit 17. And the USB signal gating circuit is connected with the two first interfaces 11 and the control circuit 13 and is configured to gate and output the USB signal transmitted by one first interface 11 of the two first interfaces 11 according to the USB gating control signal.
In a specific implementation, the USB signal gating circuit 17 is connected to the a interface, the B interface, and the control circuit 13, and can gate and output the USB signal transmitted by the a interface or the B interface according to the USB gating control signal. The interface A and the interface B can be used as a high-speed data transmission interface, such as a USB3.0 interface, and can also be used as a low-speed transmission interface, such as a USB2.0 interface. When the a interface and the B interface transmit data signals as a high-speed data transmission port, the control circuit 13 generates a gate control signal according to the first detection signal and the second detection signal to control the gate switch circuit 14 to gate and output the first data signal transmitted by the a interface or gate and output the second data signal transmitted by the B interface. When the interface a and the interface B are used as low-speed data transmission ports to transmit data signals, the control circuit 13 controls to gate and output a first USB signal transmitted from the interface a or a second USB signal transmitted from the interface B, and then outputs the first USB signal or the second USB signal to the lower-level USB signal application circuit through the USB interface, so as to meet the requirements of signal transmission and control application, and improve the practicability of the dual-interface switching circuit. Optionally, the USB signal gating circuit 17 includes a plurality of USB signal switches, and is capable of gating and outputting USB signals transmitted by the a interface and the B interface under the control of the control circuit 13.
Referring to fig. 7, in one embodiment, the dual interface switching circuit further includes: and an electrostatic protection circuit 18. And the electrostatic protection circuit 18 is connected with the two first interfaces 11 and the gating switch circuit 14 and is configured to perform electrostatic protection on the data transmitted by the two first interfaces 11.
In a specific implementation, the electrostatic protection circuit 18 is connected to the a interface, the B interface, and the gate switch circuit 14. The first data signal transmitted by the interface a and the second data signal transmitted by the interface B can be subjected to electrostatic protection by the electrostatic protection circuit 18, so that the problems that circuit components are damaged and data signal transmission stability and accuracy are poor due to electrostatic interference when the interface a and the interface B are accessed to external equipment for signal transmission are solved. Optionally, the electrostatic protection circuit 18 employs a low power electrostatic protector.
Referring to fig. 8, in one embodiment, the dual interface switching circuit further includes: and a voltage conversion circuit 19. And a voltage conversion circuit 19 configured to generate a second direct current according to the first direct current to power the gate switch circuit 14 and the signal distribution circuit 15.
In a specific implementation, the first direct current may be provided by a battery or a power adapter. The supply voltage required for the gate switching circuit 14 and the signal distribution circuit 15, etc. can be supplied by the voltage conversion circuit 19. The power supply of the gating switch circuit 14 and the signal distribution circuit 15 by an additional power supply is avoided, the small size of the double-interface switching circuit is guaranteed, and the cost is saved.
Referring to fig. 9, in one embodiment, the dual interface switching circuit further includes: a USB to serial circuit 20. And the USB-to-serial port circuit 20 is connected with the two first interfaces 11 and the control circuit 13 and is configured to convert the USB signals into serial port signals to be output to the control circuit 13.
In specific implementation, the USB-to-serial port circuit 20 is connected to the interface a and the interface B, and can convert USB signals output by the interface a and the interface B into serial port signals and output the serial port signals to the control circuit 13, so as to update and upgrade programs of the control circuit 13 through the first interface 11, thereby meeting requirements of specific applications, avoiding the need of entirely replacing the dual-interface switching circuit and the corresponding printed circuit board when the application requirements are upgraded, and saving hardware replacement cost.
Referring to fig. 10, in one embodiment, the first detection circuit 121 includes: a first resistor R1, a second resistor R2, a third resistor R3 and a first field effect transistor Q1; the first end of the first resistor R1 is connected with the interface A, the second end of the first resistor R1 is connected with the first end of the third resistor R3 and the grid of the first field-effect tube Q1, the second end of the third resistor R3 and the source of the first field-effect tube Q1 are connected with the power ground, the drain of the first field-effect tube Q1 is connected with the first end of the second resistor R2, and the second end of the second resistor R2 is connected with the first direct-current end.
In specific implementation, the first direct current end outputs a first direct current, and the voltage of the selectable first direct current is VCC _ 5.0V. The first field effect transistor Q1 is an N-type MOS transistor. The first end of the first resistor R1 is connected to the interface a, when the first end of the first resistor R1 is connected to the first power signal transmitted by the interface a, the first fet Q1 is turned on according to the first power signal, the first detection signal at a low level is output to the drain of the first fet Q1 and output to the control circuit 13, and the control circuit 13 determines, according to the first detection signal at a low level, that the first external device connected to the interface a is a power device, and switches the interface a to the function of the power interface. It can be understood that when the first external device connected to the a interface is a terminal device (e.g. a computer) instead of a power supply device or is not connected to an external device, the first fet Q1 remains off, and the drain of the first fet Q1 assumes a high state, and the a interface can be used as a data transmission interface.
In one embodiment, referring to fig. 10, the second detection circuit 122 includes a resistor R4, a resistor R5, a resistor R6, and a second fet Q2.
In a specific implementation, the second field effect transistor Q2 is an N-type MOS transistor. As can be seen from the operation principle of the first detection circuit 121, when the power adapter is connected to the B interface, the second detection circuit 122 generates a low-level second detection signal at the drain of the second fet Q2 and outputs the low-level second detection signal to the control circuit 13, and the control circuit 13 can determine, based on the low-level second detection signal, that the type of the second external device connected to the B interface is the power device, thereby switching the B interface to the power interface function.
In one embodiment, referring to fig. 10, the control circuit 13 includes: and a USB communication control chip U4. Optionally, the USB communication control chip U4 adopts an LDR6282 chip, which has a double Type-C port DRP and USB PD3.0 control function, supports a standard USB PD3.0/QC2.0/QC3.0 protocol, and manages protocol negotiation of two Type-C interfaces through a device management layer, so that it is possible to implement either first connecting a host and then connecting an adapter, or vice versa; and the port power supply detection can be carried out, and the requirements of power amplification control, power switch control, data switch control or other control applications can be met.
Referring to fig. 10, in one embodiment, the first gating switching unit 141 includes: the first multi-way switch chip U1, a fourth resistor R12, a fifth resistor R13, a sixth resistor R14 and a first capacitor C7; the high-speed positive signal terminal B0p of the first multi-way switch chip U1 at the B port first channel, the high-speed negative signal terminal B0n of the first multi-way switch chip U1 at the B port first channel, the high-speed positive signal terminal B1p of the first multi-way switch chip U1 at the B port and the high-speed negative signal terminal B1n of the first multi-way switch chip U1 at the B interface, the high-speed positive signal terminal C0p of the first multi-way switch chip U1 at the C port first channel, the high-speed negative signal terminal C0n of the first multi-way switch chip U59629 at the C port, the high-speed positive signal terminal C1p of the first multi-way switch chip U1 at the C port second channel and the high-speed negative signal terminal C1n of the first multi-way switch chip U1 at the C port first channel, the high-speed positive signal terminal A p of the first multi-way switch chip U6327 at the A port U1 at the first multi-way switch chip U n at the A port, and the B port 3638 at the A signal terminal B port, The A port second channel high-speed positive signal terminal A1p of the first multi-way switch chip U1 and the A port second channel high-speed negative signal terminal A1n of the first multi-way switch chip U1 are connected to the signal distribution circuit 15 in common; the ground terminal GND of the first multi-way switch chip U1 is connected to the power ground, the port selection terminal SEL of the first multi-way switch chip U1 is connected to the first terminal of the fourth resistor R12 and the control circuit 13, the first terminal of the fourth resistor R12 is connected to the second dc terminal, the enable terminal OEn of the first multi-way switch chip U1 is connected to the first terminal of the fifth resistor R13, the second terminal of the fifth resistor R13 is connected to the power ground, the power terminal VCC of the first multi-way switch chip U1 is connected to the first terminal of the sixth resistor R14 and the first terminal of the first capacitor C7, the second terminal of the sixth resistor R14 is connected to the second dc terminal, and the second terminal of the first capacitor C7 is connected to the power ground.
In specific implementation, the second direct current terminal outputs a second direct current, and the voltage of the optional second direct current is VCC _ 3.3V. The B port first channel high-speed positive signal terminal B0p of the first multi-way switch chip U1, the B port first channel high-speed negative signal terminal B0n of the first multi-way switch chip U1, the B port second channel high-speed positive signal terminal B1p of the first multi-way switch chip U1, and the B port second channel high-speed negative signal terminal B1n of the first multi-way switch chip U1 jointly constitute a second positive data signal input terminal of the first gating switch unit 141, and are configured to receive a second positive data signal transmitted by the B interface and sent by a second external device. The C port first channel high-speed positive signal terminal C0p of the first multi-way switch chip U1, the C port first channel high-speed negative signal terminal C0n of the first multi-way switch chip U1, the C port second channel high-speed positive signal terminal C1p of the first multi-way switch chip U1, and the C port second channel high-speed negative signal terminal C1n of the first multi-way switch chip U1 jointly constitute a first positive data signal input terminal of the first gating switch unit 141, and are configured to receive a first positive data signal transmitted by the a interface and sent by the first external device. The port selection terminal SEL of the first multi-way switch chip U1 is a first sub-gate control signal input terminal of the first gate switch unit 141, and is connected to the control circuit 13 for receiving the first sub-gate control signal output by the control circuit 13. The first multi-way switch chip U1 outputs a first positive data signal or a second positive data signal from the A-port first-channel high-speed positive signal terminal A0p of the first multi-way switch chip U1, the A-port first-channel high-speed negative signal terminal A0n of the first multi-way switch chip U1, the A-port second-channel high-speed positive signal terminal A1p of the first multi-way switch chip U1, and the A-port second-channel high-speed negative signal terminal A1n of the first multi-way switch chip U1 according to the first sub-gate control signal, for example, when the a interface is connected to a computer and the B interface is connected to a power adapter, the a port first channel high-speed positive signal terminal A0p of the first multi-way switch chip U1, the a port first channel high-speed negative signal terminal A0n of the first multi-way switch chip U1, the a port second channel high-speed positive signal terminal A1p of the first multi-way switch chip U1 and the a port second channel high-speed negative signal terminal A1n of the first multi-way switch chip U1 output a first positive data signal; otherwise, the second positive data signal is output.
In one embodiment, referring to fig. 11, the second gating switch unit 142 includes a second multi-way switch chip U2, a resistor R15, a resistor R16, a resistor R17, and a capacitor C8; the B port first channel high-speed positive signal end B0p of the second multi-way switch chip U2, the B port first channel high-speed negative signal end B0n of the second multi-way switch chip U2, the B port second channel high-speed positive signal end B1p of the second multi-way switch chip U2 and the B port second channel high-speed negative signal end B1n of the second multi-way switch chip U2 are connected to the B interface in common, the C port first channel high-speed positive signal end C0p of the second multi-way switch chip U59648, the C port first channel high-speed negative signal end C0n of the second multi-way switch chip U2, the C port second channel high-speed positive signal end C1p of the second multi-way switch chip U2 and the C port second channel high-speed negative signal end C1n of the second multi-way switch chip U2 are connected to the a interface in common, the a port first channel high-speed positive signal end a p of the second multi-way switch chip U6, and the a port negative signal end a 2 of the second multi-way switch chip U n are connected to the a interface in common, The A port second channel high-speed positive signal terminal A1p of the second multi-way switch chip U2 and the A port second channel high-speed negative signal terminal A1n of the second multi-way switch chip U2 are connected to the signal distribution circuit 15 in common; the ground terminal GND of the second multi-way switch chip U2 is connected to the power ground, the port selection terminal SEL of the second multi-way switch chip U2 is connected to the first terminal of the resistor R15 and the control circuit 13, the enable terminal OEn of the second multi-way switch chip U2 is connected to the first terminal of the resistor R16, the second terminal of the resistor R16 is connected to the power ground, the power terminal VCC of the second multi-way switch chip U2 is connected to the first terminal of the resistor R17 and the first terminal of the capacitor C8, the second terminal of the resistor R17 is connected to the second dc terminal, and the second terminal of the capacitor C8 is connected to the power ground.
The circuit structure composition of the second gating switch unit 142 is the same as the circuit structure composition of the first gating switch unit 141, and the working principle is the same as the working principle of the first gating switch unit 141, so that the first reverse connection data signal transmitted by the interface a and the second reverse connection data signal transmitted by the interface B can be input through the second multi-way switch chip U2 in the second gating switch unit 142, and one of the first reverse connection data signal and the second reverse connection output signal is gated and output according to the second sub-gating control signal output by the control circuit 13, so that when the dual Type-C interface is subjected to blind insertion and accessed to an external device, the forward connection data signal or the reverse connection data signal transmitted by the Type-C interface is gated and output, the interface function is flexibly configured, the data transmission sensitivity and the response efficiency are high, and the data transmission efficiency is improved.
In one embodiment, referring to fig. 12, the signal distribution circuit 15 includes a data selector U3, which can selectively distribute and output the input data to the corresponding subsequent application circuit module.
Referring to fig. 13, in one embodiment, the power supply control circuit 16 includes: a first switching unit 161, a second switching unit 162, and a voltage detecting unit 163. A first switch unit 161, connected to the first interface and control circuit 13, and configured to connect the power signal output by the first interface 11 to the second first interface 11 according to the power supply control signal; the second switch unit 162 is connected to the second first interface 11 and the control circuit 13, and configured to connect the power signal output by the second first interface 11 to the first interface 11 according to the power supply control signal; the voltage detection unit 163 is connected to the first switch unit 161, the second switch unit 162, and the control circuit 13, and configured to detect an input power signal to generate a voltage sampling signal.
In a specific implementation, the first interface 11 is an interface a, the second first interface 11 is an interface B, and the first switch unit 161 is connected to the interface a and the control circuit 13, and configured to connect the power signal output by the interface a to the interface B according to the first sub-power-supply control signal; the second switch unit 162 is connected with the interface B and the control circuit 13, and is configured to connect the power supply signal output by the interface B to the interface a according to the second sub power supply control signal; the voltage detection unit 163 is connected to the first switch unit 161, the second switch unit 162, and the control circuit 13, and configured to detect an input power signal to generate a voltage sampling signal. The control circuit 13 converts the interface protocol voltage according to the voltage sampling signal. The power supply control signal comprises a first sub power supply control signal and a second sub power supply control signal. A first power signal output when the interface a is connected to the power adapter can be effectively conducted to the interface B through the first switch unit 161 and the second switch unit 162 to supply power to a terminal device (such as a computer) connected to the interface B, and the interface B is turned off and a second power signal provided by the power adapter which is mistakenly connected to the interface B is output to the interface a; and effectively conducting the second power signal output by the interface B to the interface A so as to supply power to terminal equipment (such as a computer) accessed by the interface A, and switching off the interface A and simultaneously transmitting the first power signal provided by the power adapter which is accessed by mistake to the interface B, so that the conducting output and reverse charge protection of the power signal are realized, and the safety and reliability of the double-interface blind-plugging signal switching circuit are improved.
Referring to fig. 13, in one embodiment, the first switch unit 161 includes: a seventh resistor R01, an eighth resistor R02, a first diode D1 and a third FET Q3; a first end of the seventh resistor R01 is connected to the base of the third fet Q3, a drain of the third fet Q3 and an anode of the first diode D1 are connected to the interface a in common, a cathode of the first diode D1, a source of the third fet Q3 and a first end of the eighth resistor R02 are connected to the voltage detection unit 163 in common, and a second end of the seventh resistor R01 and a second end of the eighth resistor R02 are connected to the control circuit 13 in common.
In a specific implementation, the third fet Q3 is a P-type MOS transistor, which can be turned on according to a low-level signal and turned off according to a high-level signal. Alternatively, the second switching unit 162 has the same circuit structure as the first switching unit 161. In combination with the forward-direction on/off characteristics of the first diode D1 and the second diode D2, when the first power signal output from the interface a needs to be transmitted to the interface B, the control circuit 13 outputs the first sub power supply control signal to control the third fet Q3 to be turned off, and outputs the second sub power supply control signal to control the fourth fet Q4 to be turned on, so that the first power signal output from the interface a is transmitted to the interface B, and the second power signal output from the interface B is turned off to prevent the second power signal output from the interface B from flowing backwards to the interface a. When the second power signal output by the interface B needs to be transmitted to the interface a, the control circuit 13 outputs the first sub power supply control signal to control the third fet Q3 to be turned on, and the control circuit 13 simultaneously outputs the second sub power supply control signal to control the fourth fet Q4 to be turned off, so that the second power signal output by the interface B is transmitted to the interface a, and the first power signal output by the interface a is turned off to prevent the first power signal output by the interface a from flowing back to the interface B.
A second aspect of the present application provides a Type-C hub, and fig. 14 shows a schematic structural diagram of a Type-C hub provided in an embodiment of the present application, where the Type-C hub includes a dual-interface switching circuit and a second interface 101 as described in any one of the above items. The second interface 101 is connected to the dual-interface switching circuit, and is configured to transmit a USB signal. In specific implementation, optionally, the second interface 101 is a USB interface, and can transmit a low-speed USB2.0 signal output by the Type-C interface.
Referring to FIG. 14, in one embodiment, the Type-C hub further includes a third interface 102. And a third interface 102, connected to the dual-interface switching circuit, for transmitting the data signal distributed and output by the signal distribution circuit. In a specific implementation, optionally, the third interface 102 is an HDMI interface, and can transmit a data signal output by the signal distribution circuit 15, so that an audio/video data signal sent by an external device accessed by the Type-C interface can be transmitted.
According to the embodiment of the application, blind plugging of double Type-C interfaces can be achieved, the Type of the interface access equipment can be automatically and accurately identified, so that the data signal transmission path is automatically switched, the Type-C interface function is flexibly configured, the data transmission efficiency of the Type-C concentrator is guaranteed and improved, and the expansibility and the practicability of the Type-C concentrator function are improved.
It will be apparent to those skilled in the art that, for convenience and brevity of description, only the functional units, modules and circuits described above are illustrated as being divided into different functional units, modules and circuits, and in practical applications, the functions may be divided into different functional units, modules and circuits according to different requirements, that is, the internal structure of the device may be divided into different functional units, modules or circuits to complete all or part of the functions described above. In the embodiments, each functional unit, module, and circuit may be integrated into one processing unit, or each unit may exist alone physically, or two or more units are integrated into one unit, and the integrated unit may be implemented in a form of hardware, or in a form of software functional unit. In addition, specific names of the functional units, modules and circuits are only used for distinguishing one from another, and are not used for limiting the protection scope of the present application.
In the above embodiments, the descriptions of the respective embodiments have respective emphasis, and reference may be made to the related descriptions of other embodiments for parts that are not described or illustrated in a certain embodiment. In addition, the shown or discussed mutual coupling or direct coupling or communication connection may be an indirect coupling or communication connection through some interfaces, devices or units, and may be in an electrical, mechanical or other form.
The above embodiments are only used to illustrate the technical solutions of the present application, and not to limit the same; although the present application has been described in detail with reference to the foregoing embodiments, it should be understood by those of ordinary skill in the art that: the technical solutions described in the foregoing embodiments may still be modified, or some technical features may be equivalently replaced; such modifications and substitutions do not substantially depart from the spirit and scope of the embodiments of the present application and are intended to be included within the scope of the present application.

Claims (10)

1. A dual interface switching circuit, comprising:
two first interfaces;
the detection circuit is connected with each first interface and is configured to generate a corresponding detection signal when the first interface is connected to external equipment;
the control circuit is respectively connected with the two first interfaces and the detection circuit, and is configured to transmit the power signal to the other first interface for output when the power signal is determined to be accessed to the corresponding first interface according to the detection signal, wherein the other first interface is an interface for transmitting a data signal;
the control circuit is further configured to switch another first interface to be an interface for transmitting a power signal when it is determined that the corresponding first interface is accessed by a data signal according to the detection signal.
2. The dual interface switching circuit of claim 1, wherein the detection circuit comprises:
the first detection circuit is connected with one of the first interfaces and the control circuit and is configured to generate a first detection signal when the first interface is connected with a first power supply signal sent by first external equipment;
and the second detection circuit is connected with the other first interface and the control circuit and is configured to generate a second detection signal when the first interface is connected with a second power supply signal sent by a second external device.
3. The dual interface switching circuit of claim 2, wherein the control circuit is further configured to generate a gating control signal based on the first detection signal and the second detection signal, the dual interface switching circuit further comprising:
and the gating switch circuit is connected with the two first interfaces and the control circuit and is configured to gate and output the data signal transmitted by one of the first interfaces according to the gating control signal.
4. The dual interface switching circuit of claim 3, wherein the control circuit is further configured to generate a distribution enable signal based on the first detection signal and the second detection signal; the dual interface switching circuit further comprises:
and the signal distribution circuit is connected with the gating switch circuit and the control circuit and is configured to distribute and output the data signals gated and output by the gating switch circuit according to the distribution enabling signals.
5. The dual interface switching circuit of claim 2, wherein the control circuit is further configured to generate a power supply control signal as a function of the first detection signal and the second detection signal; the dual interface switching circuit further comprises:
and the power supply control circuit is connected with the two first interfaces and the control circuit and is configured to control the connection and disconnection between the first power supply signal and the two first interfaces and between the second power supply signal and the two first interfaces according to the power supply control signal.
6. The dual interface switching circuit of claim 4, wherein the gating switch circuit comprises:
the first gating switch unit is connected with the two first interfaces and the control circuit and is configured to gate and output a positive data signal transmitted by one of the two first interfaces according to a first sub-gating control signal;
the second gating switch unit is connected with the two first interfaces and the control circuit and is configured to gate and output a reverse connection data signal transmitted by one of the two first interfaces according to a second sub-gating control signal;
wherein the gate control signal includes the first sub-gate control signal and the second sub-gate control signal.
7. The dual interface switching circuit of claim 2, wherein both of the first interfaces are further configured to transmit USB signals, the control circuit further configured to generate a USB strobe control signal based on the first detection signal and the second detection signal;
the dual interface switching circuit further comprises:
and the USB signal gating circuit is connected with the two first interfaces and the control circuit and is configured to gate and output the USB signal transmitted by one of the two first interfaces according to a USB gating control signal.
8. The dual interface switching circuit of claim 2, wherein the first detection circuit comprises: the circuit comprises a first resistor, a second resistor, a third resistor and a first field effect transistor; wherein the content of the first and second substances,
the first end of the first resistor is connected with the first interface circuit, the second end of the first resistor is connected with the first end of the third resistor and the grid electrode of the first field effect transistor, the second end of the third resistor and the source electrode of the first field effect transistor are connected with a power ground, the drain electrode of the first field effect transistor is connected with the first end of the second resistor, and the second end of the second resistor is connected with the first direct current end.
9. The dual interface switching circuit of claim 6, wherein the first gating switching unit comprises: the first multi-way switch chip, the fourth resistor, the fifth resistor, the sixth resistor and the first capacitor; wherein the content of the first and second substances,
the high-speed positive signal end of the first channel of the B port of the first multi-way switch chip, the high-speed negative signal end of the first channel of the B port of the first multi-way switch chip, the high-speed positive signal end of the second channel of the B port of the first multi-way switch chip and the high-speed negative signal end of the second channel of the B port of the first multi-way switch chip are connected with the first interface circuit, the high-speed positive signal end of the first channel of the C port of the first multi-way switch chip, the high-speed negative signal end of the first channel of the C port of the first multi-way switch chip, the high-speed positive signal end of the second channel of the C port of the first multi-way switch chip and the high-speed negative signal end of the second channel of the C port of the first multi-way switch chip are connected with the first interface circuit, the high-speed positive signal end of the first channel of the A port of the first multi-way switch chip, the high-speed negative, The high-speed positive signal end of the second channel of the port A of the first multi-way switch chip and the high-speed negative signal end of the second channel of the port A of the first multi-way switch chip are connected to the signal distribution circuit in common;
the grounding end of the first multi-way switch chip is connected with a power ground, the port selection end of the first multi-way switch chip is connected with the first end of the fourth resistor and the control circuit, the first end of the fourth resistor is connected with the second direct-current end, the enabling end of the first multi-way switch chip is connected with the first end of the fifth resistor, the second end of the fifth resistor is connected with the power ground, the power end of the first multi-way switch chip is connected with the first end of the sixth resistor and the first end of the first capacitor, the second end of the sixth resistor is connected with the second direct-current end, and the second end of the first capacitor is connected with the power ground.
10. A Type-C hub, characterized in that it comprises a dual interface switching circuit according to any one of claims 1 to 9; and the combination of (a) and (b),
and the second interface is connected with the double-interface switching circuit and is used for transmitting USB signals.
CN202021173841.XU 2020-06-22 2020-06-22 Double-interface switching circuit and Type-C concentrator Active CN212649180U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202021173841.XU CN212649180U (en) 2020-06-22 2020-06-22 Double-interface switching circuit and Type-C concentrator

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202021173841.XU CN212649180U (en) 2020-06-22 2020-06-22 Double-interface switching circuit and Type-C concentrator

Publications (1)

Publication Number Publication Date
CN212649180U true CN212649180U (en) 2021-03-02

Family

ID=74771561

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202021173841.XU Active CN212649180U (en) 2020-06-22 2020-06-22 Double-interface switching circuit and Type-C concentrator

Country Status (1)

Country Link
CN (1) CN212649180U (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112088472A (en) * 2020-06-22 2020-12-15 广东高普达集团股份有限公司 Double-interface switching circuit and Type-C concentrator
WO2023061171A1 (en) * 2021-10-11 2023-04-20 芯海科技(深圳)股份有限公司 Interface control circuit, integrated circuit, and electronic device

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112088472A (en) * 2020-06-22 2020-12-15 广东高普达集团股份有限公司 Double-interface switching circuit and Type-C concentrator
CN112088472B (en) * 2020-06-22 2022-04-26 广东高普达集团股份有限公司 Double-interface switching circuit and Type-C concentrator
WO2023061171A1 (en) * 2021-10-11 2023-04-20 芯海科技(深圳)股份有限公司 Interface control circuit, integrated circuit, and electronic device

Similar Documents

Publication Publication Date Title
CN112088472B (en) Double-interface switching circuit and Type-C concentrator
CN202872406U (en) Interface multiplexing circuit and mobile terminal
CN203224819U (en) Mainboard
CN212649180U (en) Double-interface switching circuit and Type-C concentrator
JP3223805U (en) Display driver board having multi-TYPE-C full-function interface
CN103208822A (en) Universal serial bus (USB) charging control circuit
CN111090605A (en) USB-UART (universal serial bus-to-universal asynchronous receiver transmitter) circuit for MCU (microprogrammed control unit) software upgrading
CN204947284U (en) USB Type-C modular converter
CN112952485B (en) Compatible charging cable and control method thereof
CN110377540A (en) Master-slave equipment switching device and terminal device under a kind of mode based on USB_OTG
CN206180986U (en) Trigger circuit and earphone restore to throne
CN214314637U (en) One-to-two quick-charging data line adopting TYPE-C interface input
CN203520299U (en) Timer-power-on control circuit
CN210573756U (en) USB master-slave state switching circuit
CN112086830B (en) Data line circuit communicating with iOS device
CN115166604A (en) Detection circuitry, circuit board and electronic equipment of Type-C direction of inserting
CN114661646A (en) Serial port switching control circuit
CN201039354Y (en) A low-power consumption circuit
CN109960677B (en) Extension circuit for USB interface
CN109388601B (en) Control method of OTG power supply and charging automatic switching module
CN213518241U (en) Circuit for switching DFP and UFP based on USB-C port
CN219370339U (en) Practical and expandable USB Type-C interface
CN218102706U (en) Automatic USB power supply circuit who switches
CN107492934B (en) Electronic device with power supply circuit
CN211264303U (en) Intelligent module and USB2.0 switching circuit thereof

Legal Events

Date Code Title Description
GR01 Patent grant
GR01 Patent grant