CN211959174U - FIR low pass filter - Google Patents

FIR low pass filter Download PDF

Info

Publication number
CN211959174U
CN211959174U CN202020639729.4U CN202020639729U CN211959174U CN 211959174 U CN211959174 U CN 211959174U CN 202020639729 U CN202020639729 U CN 202020639729U CN 211959174 U CN211959174 U CN 211959174U
Authority
CN
China
Prior art keywords
interface
filter
module
data
communication
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN202020639729.4U
Other languages
Chinese (zh)
Inventor
杨旭
徐巧玉
姬周珂
林秉泉
朱哲
方梦娟
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Henan University of Science and Technology
Original Assignee
Henan University of Science and Technology
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Henan University of Science and Technology filed Critical Henan University of Science and Technology
Priority to CN202020639729.4U priority Critical patent/CN211959174U/en
Application granted granted Critical
Publication of CN211959174U publication Critical patent/CN211959174U/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Image Processing (AREA)

Abstract

一种FIR低通滤波器,设置在数据源与上位机之间,所述滤波器包括下位滤波执行机构和上位参数控制机构;所述下位滤波执行机构包括依次通信连接的输入接口、存储模块、数据运算模块和输出接口,其中输入接口与所述数据源通信连接,输出接口与所述上位机通信连接;所述上位参数控制机构包括依次通信连接的滤波参数接口、滤波器系数计算模块、滤波器系数量化模块和上位通信接口,滤波参数接口与所述上位机通信连接,滤波器系数量化模块还与滤波参数接口通信连接,上位通信接口与所述输入接口通信连接。本发明提供一种FIR低通滤波器,能够根据需求实时改变滤波器系数,实现所需要的滤波功能,灵活性更强。

Figure 202020639729

An FIR low-pass filter is arranged between a data source and a host computer, and the filter includes a lower filter actuator and an upper parameter control mechanism; the lower filter actuator includes an input interface, a storage module, a storage module, a A data operation module and an output interface, wherein the input interface is communicatively connected with the data source, and the output interface is communicatively connected with the host computer; the host parameter control mechanism includes a filter parameter interface, a filter coefficient calculation module, a filter The filter coefficient quantization module and the upper communication interface, the filter parameter interface is communicatively connected with the upper computer, the filter coefficient quantization module is also communicatively connected with the filter parameter interface, and the upper communication interface is communicatively connected with the input interface. The invention provides an FIR low-pass filter, which can change the filter coefficients in real time according to requirements, realize the required filtering function, and has stronger flexibility.

Figure 202020639729

Description

一种FIR低通滤波器A FIR low-pass filter

技术领域technical field

本实用新型涉及滤波器领域,具体的说是一种FIR低通滤波器。The utility model relates to the field of filters, in particular to an FIR low-pass filter.

背景技术Background technique

FIR(Finite Impulse Response)滤波器即有限长单位冲激响应滤波器,又称为非递归型滤波器,是数字信号处理系统中最基本的元件,它可以在保证任意幅频特性的同时具有严格的线性相频特性,同时其单位抽样响应是有限长的,因而滤波器是稳定的系统。因此,FIR滤波器在通信、图像处理、模式识别等领域都有着广泛的应用。FIR (Finite Impulse Response) filter is a finite-length unit impulse response filter, also known as a non-recursive filter, which is the most basic component in a digital signal processing system. The linear phase-frequency characteristic of , and its unit sampling response is finite, so the filter is a stable system. Therefore, FIR filters are widely used in communication, image processing, pattern recognition and other fields.

目前FIR滤波器的硬件实现主要采用集成电路、数字信号处理芯片或者可编程逻辑器件实现,不同实现方式的优点不同,应用的场景也不一样,例如集成电路的结构简单,成本低廉,但是性能有限,适用于对滤波性能要求不高的稳态系统。但是无论哪种方式,都存在一个不足,就是灵活性差,难以在实际应用中根据当前的滤波需求对滤波参数进行调整。At present, the hardware implementation of FIR filters is mainly realized by integrated circuits, digital signal processing chips or programmable logic devices. Different implementations have different advantages and different application scenarios. For example, integrated circuits have simple structure and low cost, but their performance is limited. , suitable for steady-state systems that do not require high filtering performance. However, either way, there is a shortcoming, that is, the flexibility is poor, and it is difficult to adjust the filtering parameters according to the current filtering requirements in practical applications.

发明内容SUMMARY OF THE INVENTION

为了解决现有技术中的不足,本实用新型提供一种FIR低通滤波器,能够根据需求实时改变滤波器系数,实现所需要的滤波功能,灵活性更强。In order to solve the deficiencies in the prior art, the utility model provides an FIR low-pass filter, which can change the filter coefficients in real time according to the requirements, realize the required filtering function, and has stronger flexibility.

为了实现上述目的,本实用新型采用的具体方案为:一种FIR低通滤波器,设置在数据源与上位机之间,所述滤波器包括下位滤波执行机构和上位参数控制机构;所述下位滤波执行机构包括依次通信连接的输入接口、存储模块、数据运算模块和输出接口,其中输入接口与所述数据源通信连接,输出接口与所述上位机通信连接;所述上位参数控制机构包括依次通信连接的滤波参数接口、滤波器系数计算模块、滤波器系数量化模块和上位通信接口,滤波参数接口与所述上位机通信连接,滤波器系数量化模块还与滤波参数接口通信连接,上位通信接口与所述输入接口通信连接。In order to achieve the above purpose, the specific scheme adopted by the present utility model is: an FIR low-pass filter, which is arranged between the data source and the upper computer, and the filter includes a lower filtering actuator and an upper parameter control mechanism; the lower The filtering execution mechanism includes an input interface, a storage module, a data operation module and an output interface that are connected in sequence in communication, wherein the input interface is communicatively connected with the data source, and the output interface is communicatively connected with the upper computer; the upper parameter control mechanism includes sequentially A filter parameter interface, a filter coefficient calculation module, a filter coefficient quantization module and a host communication interface connected in communication, the filter parameter interface is communicated with the host computer, the filter coefficient quantization module is also communicated with the filter parameter interface, and the host communication interface connected in communication with the input interface.

作为上述FIR低通滤波器的进一步优化:所述输入接口包括数据输入接口和下位通信接口,所述存储模块包括输入数据缓存子模块和滤波器系数存储子模块,数据输入接口与输入数据缓存子模块通信连接,下位通信接口与滤波器系数存储子模块和所述上位通信接口均通信连接,输入数据缓存子模块和滤波器系数存储子模块均与所述数据运算模块通信连接。As a further optimization of the above-mentioned FIR low-pass filter: the input interface includes a data input interface and a lower communication interface, the storage module includes an input data buffer submodule and a filter coefficient storage submodule, and the data input interface and the input data buffer submodule The modules are connected in communication, the lower communication interface is in communication connection with the filter coefficient storage submodule and the upper communication interface, and the input data buffer submodule and the filter coefficient storage submodule are in communication connection with the data operation module.

作为上述FIR低通滤波器的进一步优化:所述存储模块还包括输出数据缓存子模块,输出数据缓存子模块与所述数据运算模块和所述输出接口均通信连接。As a further optimization of the above FIR low-pass filter: the storage module further includes an output data cache sub-module, and the output data cache sub-module is connected in communication with both the data operation module and the output interface.

作为上述FIR低通滤波器的进一步优化:所述上位通信接口与所述下位通信接口通过FSMC总线通信连接。As a further optimization of the above FIR low-pass filter: the upper communication interface and the lower communication interface are communicatively connected through the FSMC bus.

作为上述FIR低通滤波器的进一步优化:所述数据运算模块设置为快速卷积模块。As a further optimization of the above-mentioned FIR low-pass filter: the data operation module is set as a fast convolution module.

作为上述FIR低通滤波器的进一步优化:所述滤波参数接口设置为SPI接口。As a further optimization of the above-mentioned FIR low-pass filter: the filtering parameter interface is set as an SPI interface.

作为上述FIR低通滤波器的进一步优化:所述输入接口和所述输出接口均设置为并行接口。As a further optimization of the above FIR low-pass filter: both the input interface and the output interface are set as parallel interfaces.

有益效果:本实用新型能够根据滤波要求通过运算实现设定的滤波功能,并且可以实时地进行调整,具有很强的灵活性。Beneficial effects: The utility model can realize the set filtering function through calculation according to the filtering requirements, and can adjust in real time, and has strong flexibility.

附图说明Description of drawings

图1是本实用新型的整体结构框图。Figure 1 is a block diagram of the overall structure of the present invention.

具体实施方式Detailed ways

下面将结合本实用新型实施例中的附图,对本实用新型实施例中的技术方案进行清楚、完整地描述,显然,所描述的实施例仅仅是本实用新型一部分实施例,而不是全部的实施例。基于本实用新型中的实施例,本领域普通技术人员在没有做出创造性劳动前提下所获得的所有其他实施例,都属于本实用新型保护的范围。The technical solutions in the embodiments of the present utility model will be clearly and completely described below with reference to the accompanying drawings in the embodiments of the present utility model. Obviously, the described embodiments are only a part of the embodiments of the present utility model, rather than all the implementations. example. Based on the embodiments of the present invention, all other embodiments obtained by those of ordinary skill in the art without creative work fall within the protection scope of the present invention.

请参阅图1,一种FIR低通滤波器,设置在数据源与上位机之间,滤波器包括下位滤波执行机构和上位参数控制机构。Please refer to Figure 1, an FIR low-pass filter, which is set between the data source and the upper computer, and the filter includes a lower filtering actuator and an upper parameter control mechanism.

下位滤波执行机构包括依次通信连接的输入接口、存储模块、数据运算模块和输出接口,其中输入接口与数据源通信连接,输出接口与上位机通信连接。其中输入接口用于从数据源获取滤波前数据;存储模块用于缓存滤波前数据、来自于上位参数控制机构的控制参数和数据运算模块对滤波前参数进行计算后得到的滤波后数据;数据运算模块用于对滤波前数据进行计算得到滤波后数据,即执行滤波过程;输出接口用于将滤波后数据上传到上位机。The lower filter actuator includes an input interface, a storage module, a data operation module and an output interface which are connected in sequence in communication, wherein the input interface is connected in communication with the data source, and the output interface is connected in communication with the upper computer. The input interface is used to obtain the pre-filtering data from the data source; the storage module is used to cache the pre-filtering data, the control parameters from the upper parameter control mechanism, and the filtered data obtained after the data operation module calculates the pre-filtering parameters; data operation The module is used to calculate the pre-filtered data to obtain the filtered data, that is, to perform the filtering process; the output interface is used to upload the filtered data to the host computer.

上位参数控制机构包括通信连接的滤波参数接口、滤波器系数计算模块、滤波器系数量化模块和上位通信接口,滤波参数接口与上位机通信连接,滤波器系数量化模块还与滤波参数接口通信连接,上位通信接口与输入接口通信连接。其中滤波参数接口用于接收来自于上位机的窗函数、阶数、采样频率和截止频率等滤波器参数以及向上位机输出计算出的滤波器系数和滤波器系数的量化值;滤波器系数计算模块用于根据滤波器参数接口接收的各项参数计算出滤波器系数;滤波器系数量化模块用于对滤波器系数计算模块计算出的滤波器系数进行量化,使之能够应用到下位滤波执行机构中;上位通信接口用于向下位通信接口传输量化后的滤波器系数。The upper parameter control mechanism includes a filter parameter interface, a filter coefficient calculation module, a filter coefficient quantization module and an upper communication interface connected in communication, the filter parameter interface is communicated with the upper computer, and the filter coefficient quantization module is also communicated with the filter parameter interface. The upper communication interface is connected to the input interface for communication. The filter parameter interface is used to receive filter parameters such as window function, order, sampling frequency and cut-off frequency from the upper computer, as well as output the calculated filter coefficient and the quantized value of the filter coefficient from the upper computer; filter coefficient calculation The module is used to calculate the filter coefficients according to the parameters received by the filter parameter interface; the filter coefficient quantization module is used to quantize the filter coefficients calculated by the filter coefficient calculation module, so that it can be applied to the lower filter actuator Medium; the upper communication interface is used to transmit the quantized filter coefficients to the lower communication interface.

在使用时,首先通过上位机向上位参数控制机构发送滤波器参数;然后滤波器系数计算模块根据滤波器参数计算出滤波器系数并且将滤波器系数通过滤波器参数接口发送给上位机;接着滤波器系数量化模块对滤波器系数进行量化,得到量化系数并且将量化系数通过上位通信接口和输入接口的发送到数据运算模块,同时将量化系数通过滤波器参数接口发送给上位机;之后输入接口从数据源获取到滤波前数据并且发送到数据运算模块;随后数据运算模块根据量化系数对滤波前数据进行计算得到滤波后数据,并且通过输出接口将滤波后数据发送给上位机,完成滤波过程。When in use, first send the filter parameters to the upper parameter control mechanism through the upper computer; then the filter coefficient calculation module calculates the filter coefficients according to the filter parameters and sends the filter coefficients to the upper computer through the filter parameter interface; then filter The filter coefficient quantization module quantizes the filter coefficients, obtains the quantized coefficients, and sends the quantized coefficients to the data operation module through the upper communication interface and the input interface, and sends the quantized coefficients to the upper computer through the filter parameter interface; The data source obtains the data before filtering and sends it to the data operation module; then the data operation module calculates the data before filtering according to the quantization coefficient to obtain the filtered data, and sends the filtered data to the host computer through the output interface to complete the filtering process.

本实用新型能够根据滤波要求通过运算实现设定的滤波功能,并且可以实时地进行调整,具有很强的灵活性。The utility model can realize the set filtering function through calculation according to the filtering requirements, and can be adjusted in real time, and has strong flexibility.

考虑到滤波前数据和量化系数的形式不同,为了避免分别对滤波前数据和量化系数进行转换,输入接口包括数据输入接口和下位通信接口,存储模块包括输入数据缓存子模块和滤波器系数存储子模块,数据输入接口与输入数据缓存子模块通信连接,下位通信接口与滤波器系数存储子模块和上位通信接口均通信连接,输入数据缓存子模块和滤波器系数存储子模块均与数据运算模块通信连接。数据输入接口与数据源通信连接,用于获取来自于数据源的滤波前数据,下位通信接口用于从上位通信接口获取量化后的滤波器系数,利用数据输入接口和下位通信接口分别接收滤波前数据和滤波器系数,可以根据数据源和上位通信接口的类型做相应调整,从而避免进行数据转换,能够提高滤波器的运行效率以及滤波结果的准确度。Considering the different forms of the data before filtering and the quantization coefficients, in order to avoid converting the data before filtering and the quantization coefficients respectively, the input interface includes a data input interface and a lower communication interface, and the storage module includes an input data cache sub-module and a filter coefficient storage sub-module. module, the data input interface is communicatively connected to the input data buffer sub-module, the lower communication interface is communicatively connected to the filter coefficient storage sub-module and the upper communication interface, and the input data buffer sub-module and the filter coefficient storage sub-module communicate with the data operation module. connect. The data input interface is connected to the data source for communication, and is used to obtain the data before filtering from the data source. The lower communication interface is used to obtain the quantized filter coefficients from the upper communication interface. The data and filter coefficients can be adjusted according to the data source and the type of the upper communication interface, thereby avoiding data conversion, which can improve the operating efficiency of the filter and the accuracy of the filtering result.

在滤波前数据和量化参数分别存储的基础上,存储模块还包括输出数据缓存子模块,输出数据缓存子模块与数据运算模块和输出接口均通信连接,滤波器所涉及到的三种数据均分别存储,能够提高数据管理效率,确保数据安全性。On the basis that the data before filtering and the quantization parameters are stored separately, the storage module also includes an output data cache sub-module. The output data cache sub-module is connected in communication with the data operation module and the output interface. The three types of data involved in the filter are respectively Storage can improve data management efficiency and ensure data security.

在本实用新型一个具体的实施方式中,下位滤波执行机构采用FPGA,型号为EP4CE10F17C8N,上位参数控制机构采用STM32F407IFT6单片机;数据运算模块设置为快速卷积模块;输入数据缓存子模块和滤波器系数存储子模块利用FPGA内建的RAM实现,位宽为16位,深度为2048;输出数据缓存子模块利用FPGA内建的RAM实现,位宽为32位,深度为2048;滤波参数接口设置为串行外设接口;输入接口和输出接口均设置为并行接口,输入接口数据总线宽度为16位,输出接口数据总线宽度为16位,双边沿数据发送,上升沿发送16位数据,下降沿发送高16位数据;上位通信接口与下位通信接口通过FSMC总线通信连接;滤波器系数计算模块、滤波器系数量化模块均采用ARM单片机的计算核心实现。In a specific embodiment of the present utility model, the lower filter actuator adopts FPGA, the model is EP4CE10F17C8N, the upper parameter control mechanism adopts STM32F407IFT6 single-chip microcomputer; the data operation module is set as a fast convolution module; the input data buffer sub-module and filter coefficient storage The sub-module is implemented by the built-in RAM of the FPGA, with a bit width of 16 bits and a depth of 2048; the output data cache sub-module is implemented by the built-in RAM of the FPGA, with a bit width of 32 bits and a depth of 2048; the filter parameter interface is set to serial Peripheral interface; both the input interface and output interface are set to parallel interface, the data bus width of the input interface is 16 bits, the data bus width of the output interface is 16 bits, the data is sent on both edges, the rising edge sends 16-bit data, and the falling edge sends the high 16-bit data. Bit data; the upper communication interface and the lower communication interface are connected through the FSMC bus communication; the filter coefficient calculation module and the filter coefficient quantization module are implemented by the calculation core of the ARM single-chip microcomputer.

对所公开的实施例的上述说明,使本领域专业技术人员能够实现或使用本发明。对这些实施例的多种修改对本领域的专业技术人员来说将是显而易见的,本文中所定义的一般原理可以在不脱离本发明的精神或范围的情况下,在其它实施例中实现。因此,本发明将不会被限制于本文所示的这些实施例,而是要符合与本文所公开的原理和新颖特点相一致的最宽的范围。The above description of the disclosed embodiments enables any person skilled in the art to make or use the present invention. Various modifications to these embodiments will be readily apparent to those skilled in the art, and the generic principles defined herein may be implemented in other embodiments without departing from the spirit or scope of the invention. Thus, the present invention is not intended to be limited to the embodiments shown herein, but is to be accorded the widest scope consistent with the principles and novel features disclosed herein.

Claims (7)

1.一种FIR低通滤波器,设置在数据源与上位机之间,其特征在于:所述滤波器包括下位滤波执行机构和上位参数控制机构;1. a kind of FIR low-pass filter, is arranged between data source and host computer, it is characterized in that: described filter comprises lower filter executive mechanism and upper parameter control mechanism; 所述下位滤波执行机构包括依次通信连接的输入接口、存储模块、数据运算模块和输出接口,其中输入接口与所述数据源通信连接,输出接口与所述上位机通信连接;The lower filter implementing mechanism comprises an input interface, a storage module, a data operation module and an output interface that are connected in communication in sequence, wherein the input interface is communicatively connected to the data source, and the output interface is communicatively connected to the upper computer; 所述上位参数控制机构包括依次通信连接的滤波参数接口、滤波器系数计算模块、滤波器系数量化模块和上位通信接口,滤波参数接口与所述上位机通信连接,滤波器系数量化模块还与滤波参数接口通信连接,上位通信接口与所述输入接口通信连接。The upper parameter control mechanism includes a filter parameter interface, a filter coefficient calculation module, a filter coefficient quantization module and an upper communication interface that are sequentially connected in communication, the filter parameter interface is communicated with the upper computer, and the filter coefficient quantization module is also connected to the filter The parameter interface is in communication connection, and the upper communication interface is in communication connection with the input interface. 2.如权利要求1所述的一种FIR低通滤波器,其特征在于:所述输入接口包括数据输入接口和下位通信接口,所述存储模块包括输入数据缓存子模块和滤波器系数存储子模块,数据输入接口与输入数据缓存子模块通信连接,下位通信接口与滤波器系数存储子模块和所述上位通信接口均通信连接,输入数据缓存子模块和滤波器系数存储子模块均与所述数据运算模块通信连接。2. a kind of FIR low-pass filter as claimed in claim 1 is characterized in that: described input interface comprises data input interface and lower communication interface, and described storage module comprises input data buffer module and filter coefficient storage module module, the data input interface is communicatively connected with the input data buffer submodule, the lower communication interface is connected in communication with the filter coefficient storage submodule and the upper communication interface, and the input data buffer module and the filter coefficient storage submodule are all connected with the described upper communication interface. Data operation module communication connection. 3.如权利要求2所述的一种FIR低通滤波器,其特征在于:所述存储模块还包括输出数据缓存子模块,输出数据缓存子模块与所述数据运算模块和所述输出接口均通信连接。3. a kind of FIR low-pass filter as claimed in claim 2 is characterized in that: described storage module also comprises output data buffer submodule, output data buffer module and described data operation module and described output interface are all communication connection. 4.如权利要求2所述的一种FIR低通滤波器,其特征在于:所述上位通信接口与所述下位通信接口通过FSMC总线通信连接。4 . The FIR low-pass filter according to claim 2 , wherein the upper communication interface and the lower communication interface are communicatively connected through an FSMC bus. 5 . 5.如权利要求1所述的一种FIR低通滤波器,其特征在于:所述数据运算模块设置为快速卷积模块。5. The FIR low-pass filter according to claim 1, wherein the data operation module is set as a fast convolution module. 6.如权利要求1所述的一种FIR低通滤波器,其特征在于:所述滤波参数接口设置为SPI接口。6 . The FIR low-pass filter according to claim 1 , wherein the filtering parameter interface is set as an SPI interface. 7 . 7.如权利要求1所述的一种FIR低通滤波器,其特征在于:所述输入接口和所述输出接口均设置为并行接口。7 . The FIR low-pass filter according to claim 1 , wherein the input interface and the output interface are both set as parallel interfaces. 8 .
CN202020639729.4U 2020-04-24 2020-04-24 FIR low pass filter Expired - Fee Related CN211959174U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202020639729.4U CN211959174U (en) 2020-04-24 2020-04-24 FIR low pass filter

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202020639729.4U CN211959174U (en) 2020-04-24 2020-04-24 FIR low pass filter

Publications (1)

Publication Number Publication Date
CN211959174U true CN211959174U (en) 2020-11-17

Family

ID=73162128

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202020639729.4U Expired - Fee Related CN211959174U (en) 2020-04-24 2020-04-24 FIR low pass filter

Country Status (1)

Country Link
CN (1) CN211959174U (en)

Similar Documents

Publication Publication Date Title
CN107636965B (en) Sparse cascaded integration comb filter
CN103256044A (en) Sound wave signal processing device while drilling
CN101539596A (en) Method for monitoring electric network frequency
CN104579240B (en) A kind of wave filter, electronic equipment and the filtering method of the configurable coefficient based on FPGA
CN211959174U (en) FIR low pass filter
CN102799558B (en) RS422 communication module based on CPCI bus
CN101826855B (en) Signal regulation system having summing-delta regulator
CN118174693A (en) Design method of one-dimensional variable fractional delay filter with coefficient correlation
CN207460228U (en) The circuit structure that fsk signal efficiently demodulates is realized in wireless charging device
CN111830318B (en) Wireless charging high-frequency current sampling system and sampling method thereof
CN111934965A (en) Multichannel 1553B bus expansion device based on SPI protocol
CN202043074U (en) Configurable digital downconverter
WO2020037506A1 (en) Method and device for parameter determination in cvsd encoding and decoding
CN204613641U (en) Based on the power cell control system of fpga chip
CN102176666B (en) Matched filtering method
Ho et al. Optimal design of magnitude responses of rational infinite impulse response filters
CN113325215B (en) A Design Method of Optical Fiber Current Transformer Output Controller Based on Multistage Comb Filtering
CN104917478A (en) Filter module based on sensor signal
CN204906330U (en) Filter module based on sensor signal
CN114584109B (en) Method for real-time filtering parallel signals transmitted by high-speed serial interface
CN202406100U (en) High-precision digital-to-analog converter for band-limited signals
CN110830004A (en) Design and verification method of a digital filter
CN205281487U (en) High -speed data processing mainboard that can dispose in a flexible way
CN201726387U (en) Pulse signal encoder of high-voltage frequency converter
CN105785202A (en) Dynamic electric energy quality detection apparatus

Legal Events

Date Code Title Description
GR01 Patent grant
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20201117

Termination date: 20210424