CN211959174U - FIR low pass filter - Google Patents
FIR low pass filter Download PDFInfo
- Publication number
- CN211959174U CN211959174U CN202020639729.4U CN202020639729U CN211959174U CN 211959174 U CN211959174 U CN 211959174U CN 202020639729 U CN202020639729 U CN 202020639729U CN 211959174 U CN211959174 U CN 211959174U
- Authority
- CN
- China
- Prior art keywords
- interface
- communication connection
- data
- filtering
- module
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Image Processing (AREA)
Abstract
An FIR low pass filter is arranged between a data source and an upper computer, and comprises a lower filtering execution mechanism and an upper parameter control mechanism; the lower filtering executing mechanism comprises an input interface, a storage module, a data operation module and an output interface which are sequentially in communication connection, wherein the input interface is in communication connection with the data source, and the output interface is in communication connection with the upper computer; the upper parameter control mechanism comprises a filtering parameter interface, a filter coefficient calculation module, a filter coefficient quantization module and an upper communication interface which are sequentially in communication connection, the filtering parameter interface is in communication connection with the upper computer, the filter coefficient quantization module is also in communication connection with the filtering parameter interface, and the upper communication interface is in communication connection with the input interface. The invention provides an FIR low-pass filter which can change the filter coefficient in real time according to the requirement, realize the required filtering function and has stronger flexibility.
Description
Technical Field
The utility model relates to a wave filter field, specific FIR low pass filter that says so.
Background
An fir (finite Impulse response) filter, i.e., a finite single-bit Impulse response filter, also called a non-recursive filter, is the most basic element in a digital signal processing system, and can ensure an arbitrary amplitude-frequency characteristic while having a strict linear phase-frequency characteristic, and the unit sampling response of the filter is finite, so that the filter is a stable system. Therefore, FIR filters are widely used in the fields of communications, image processing, pattern recognition, and the like.
At present, the hardware of the FIR filter is mainly realized by an integrated circuit, a digital signal processing chip or a programmable logic device, and different implementation modes have different advantages and different application scenes, for example, the integrated circuit has a simple structure and low cost, but has limited performance, and is suitable for a steady-state system with low requirements on the filtering performance. However, in any mode, there is a disadvantage that the flexibility is poor, and it is difficult to adjust the filtering parameters according to the current filtering requirement in practical application.
Disclosure of Invention
In order to solve the not enough among the prior art, the utility model provides a FIR low pass filter can change the filter coefficient according to the demand in real time, realizes required filtering function, and the flexibility is stronger.
In order to achieve the above object, the utility model discloses a concrete scheme does: an FIR low pass filter is arranged between a data source and an upper computer, and comprises a lower filtering execution mechanism and an upper parameter control mechanism; the lower filtering executing mechanism comprises an input interface, a storage module, a data operation module and an output interface which are sequentially in communication connection, wherein the input interface is in communication connection with the data source, and the output interface is in communication connection with the upper computer; the upper parameter control mechanism comprises a filtering parameter interface, a filter coefficient calculation module, a filter coefficient quantization module and an upper communication interface which are sequentially in communication connection, the filtering parameter interface is in communication connection with the upper computer, the filter coefficient quantization module is also in communication connection with the filtering parameter interface, and the upper communication interface is in communication connection with the input interface.
As a further optimization of the FIR low-pass filter described above: the input interface comprises a data input interface and a lower communication interface, the storage module comprises an input data cache submodule and a filter coefficient storage submodule, the data input interface is in communication connection with the input data cache submodule, the lower communication interface is in communication connection with the filter coefficient storage submodule and the upper communication interface, and the input data cache submodule and the filter coefficient storage submodule are in communication connection with the data operation module.
As a further optimization of the FIR low-pass filter described above: the storage module further comprises an output data cache submodule which is in communication connection with the data operation module and the output interface.
As a further optimization of the FIR low-pass filter described above: the upper communication interface and the lower communication interface are in communication connection through an FSMC bus.
As a further optimization of the FIR low-pass filter described above: the data operation module is set as a fast convolution module.
As a further optimization of the FIR low-pass filter described above: the filtering parameter interface is set to be an SPI interface.
As a further optimization of the FIR low-pass filter described above: the input interface and the output interface are both set to be parallel interfaces.
Has the advantages that: the utility model discloses can require to realize the filtering function of setting for through the operation according to the filtering to can adjust in real time, have very strong flexibility.
Drawings
Fig. 1 is a block diagram of the overall structure of the present invention.
Detailed Description
The technical solutions in the embodiments of the present invention will be described clearly and completely with reference to the accompanying drawings in the embodiments of the present invention, and it is obvious that the described embodiments are only some embodiments of the present invention, not all embodiments. Based on the embodiments in the present invention, all other embodiments obtained by a person skilled in the art without creative work belong to the protection scope of the present invention.
Referring to fig. 1, an FIR low pass filter is disposed between a data source and an upper computer, and the filter includes a lower filtering executing mechanism and an upper parameter controlling mechanism.
The lower filtering executing mechanism comprises an input interface, a storage module, a data operation module and an output interface which are sequentially in communication connection, wherein the input interface is in communication connection with a data source, and the output interface is in communication connection with an upper computer. Wherein the input interface is used for acquiring filtered data from a data source; the storage module is used for caching the pre-filtering data, the control parameters from the upper parameter control mechanism and the filtered data obtained after the data operation module calculates the pre-filtering parameters; the data operation module is used for calculating the data before filtering to obtain the data after filtering, namely executing the filtering process; the output interface is used for uploading the filtered data to an upper computer.
The upper parameter control mechanism comprises a filtering parameter interface, a filter coefficient calculation module, a filter coefficient quantization module and an upper communication interface which are in communication connection, the filtering parameter interface is in communication connection with an upper computer, the filter coefficient quantization module is also in communication connection with the filtering parameter interface, and the upper communication interface is in communication connection with the input interface. The filter parameter interface is used for receiving filter parameters such as a window function, an order, a sampling frequency and a cut-off frequency from the upper computer and outputting a calculated filter coefficient and a quantized value of the filter coefficient to the upper computer; the filter coefficient calculation module is used for calculating filter coefficients according to various parameters received by the filter parameter interface; the filter coefficient quantization module is used for quantizing the filter coefficients calculated by the filter coefficient calculation module so as to be applied to a lower filtering execution mechanism; and the upper communication interface is used for transmitting the quantized filter coefficients to the lower communication interface.
When the filter is used, the filter parameters are sent to an upper parameter control mechanism through an upper computer; then the filter coefficient calculation module calculates the filter coefficient according to the filter parameter and sends the filter coefficient to the upper computer through a filter parameter interface; then, the filter coefficient quantization module quantizes the filter coefficient to obtain a quantization coefficient, sends the quantization coefficient to the data operation module through the upper communication interface and the input interface, and sends the quantization coefficient to the upper computer through the filter parameter interface; then the input interface acquires data before filtering from a data source and sends the data to the data operation module; and then the data operation module calculates the data before filtering according to the quantization coefficient to obtain the data after filtering, and sends the data after filtering to an upper computer through an output interface to finish the filtering process.
The utility model discloses can require to realize the filtering function of setting for through the operation according to the filtering to can adjust in real time, have very strong flexibility.
Considering different forms of the filter front data and the quantization coefficient, in order to avoid respectively converting the filter front data and the quantization coefficient, the input interface comprises a data input interface and a lower communication interface, the storage module comprises an input data cache submodule and a filter coefficient storage submodule, the data input interface is in communication connection with the input data cache submodule, the lower communication interface is in communication connection with the filter coefficient storage submodule and the upper communication interface, and the input data cache submodule and the filter coefficient storage submodule are in communication connection with the data operation module. The data input interface is in communication connection with the data source and used for acquiring pre-filtering data from the data source, the lower communication interface is used for acquiring quantized filter coefficients from the upper communication interface, the data input interface and the lower communication interface are used for receiving the pre-filtering data and the filter coefficients respectively, and corresponding adjustment can be carried out according to the types of the data source and the upper communication interface, so that data conversion is avoided, and the operation efficiency of the filter and the accuracy of a filtering result can be improved.
On the basis that the filter-front data and the quantization parameters are stored respectively, the storage module further comprises an output data cache submodule which is in communication connection with the data operation module and the output interface, and the three types of data related to the filter are stored respectively, so that the data management efficiency can be improved, and the data safety is ensured.
In a specific embodiment of the present invention, the lower filtering actuator adopts FPGA, the model is EP4CE10F17C8N, and the upper parameter control mechanism adopts STM32F407IFT6 single chip microcomputer; the data operation module is set as a fast convolution module; the input data cache submodule and the filter coefficient storage submodule are realized by utilizing an RAM built in an FPGA, the bit width is 16 bits, and the depth is 2048; the output data cache submodule is realized by utilizing a RAM built in an FPGA, the bit width is 32 bits, and the depth is 2048; the filtering parameter interface is set as a serial peripheral interface; the input interface and the output interface are both set as parallel interfaces, the width of the data bus of the input interface is 16 bits, the width of the data bus of the output interface is 16 bits, the data is transmitted by double edges, the data of 16 bits is transmitted by a rising edge, and the data of 16 bits higher is transmitted by a falling edge; the upper communication interface is in communication connection with the lower communication interface through an FSMC bus; the filter coefficient calculation module and the filter coefficient quantization module are both realized by adopting a calculation core of an ARM single chip microcomputer.
The previous description of the disclosed embodiments is provided to enable any person skilled in the art to make or use the present invention. Various modifications to these embodiments will be readily apparent to those skilled in the art, and the generic principles defined herein may be applied to other embodiments without departing from the spirit or scope of the invention. Thus, the present invention is not intended to be limited to the embodiments shown herein but is to be accorded the widest scope consistent with the principles and novel features disclosed herein.
Claims (7)
1. An FIR low pass filter, set up between data source and host computer, characterized by that: the filter comprises a lower filtering execution mechanism and an upper parameter control mechanism;
the lower filtering executing mechanism comprises an input interface, a storage module, a data operation module and an output interface which are sequentially in communication connection, wherein the input interface is in communication connection with the data source, and the output interface is in communication connection with the upper computer;
the upper parameter control mechanism comprises a filtering parameter interface, a filter coefficient calculation module, a filter coefficient quantization module and an upper communication interface which are sequentially in communication connection, the filtering parameter interface is in communication connection with the upper computer, the filter coefficient quantization module is also in communication connection with the filtering parameter interface, and the upper communication interface is in communication connection with the input interface.
2. A FIR low-pass filter as claimed in claim 1, characterized in that: the input interface comprises a data input interface and a lower communication interface, the storage module comprises an input data cache submodule and a filter coefficient storage submodule, the data input interface is in communication connection with the input data cache submodule, the lower communication interface is in communication connection with the filter coefficient storage submodule and the upper communication interface, and the input data cache submodule and the filter coefficient storage submodule are in communication connection with the data operation module.
3. A FIR low-pass filter as claimed in claim 2, characterized in that: the storage module further comprises an output data cache submodule which is in communication connection with the data operation module and the output interface.
4. A FIR low-pass filter as claimed in claim 2, characterized in that: the upper communication interface and the lower communication interface are in communication connection through an FSMC bus.
5. A FIR low-pass filter as claimed in claim 1, characterized in that: the data operation module is set as a fast convolution module.
6. A FIR low-pass filter as claimed in claim 1, characterized in that: the filtering parameter interface is set to be an SPI interface.
7. A FIR low-pass filter as claimed in claim 1, characterized in that: the input interface and the output interface are both set to be parallel interfaces.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202020639729.4U CN211959174U (en) | 2020-04-24 | 2020-04-24 | FIR low pass filter |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202020639729.4U CN211959174U (en) | 2020-04-24 | 2020-04-24 | FIR low pass filter |
Publications (1)
Publication Number | Publication Date |
---|---|
CN211959174U true CN211959174U (en) | 2020-11-17 |
Family
ID=73162128
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202020639729.4U Expired - Fee Related CN211959174U (en) | 2020-04-24 | 2020-04-24 | FIR low pass filter |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN211959174U (en) |
-
2020
- 2020-04-24 CN CN202020639729.4U patent/CN211959174U/en not_active Expired - Fee Related
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN102694528B (en) | Method and apparatus for adaptive control of the decimation ratio in asynchronous sample rate converters | |
CN111900953B (en) | System and method for realizing sampling conversion and filtering of digital microphone | |
CN211959174U (en) | FIR low pass filter | |
CN116187080A (en) | Acoustic surface filter optimization design method, related equipment and storage medium | |
Ovaska et al. | Recursive linear smoothed Newton predictors for polynomial extrapolation | |
CN101207372B (en) | Apparatus and method for implementation of fixed decimal sampling frequency conversion | |
CN102891662B (en) | A kind of general rate down-conversion, up conversion device and method | |
CN109155633B (en) | Method and equipment for determining parameters in CVSD (video scalable digital code) coding and decoding | |
CN103647523A (en) | Method for reducing realization complexity of narrow transition zone FIR low pass filter | |
CN115765743B (en) | Multichannel ADC synchronous acquisition device and method based on ZYNQ | |
Roy et al. | A new design strategy of sharp cut-off fir filter with powers-of-two coefficients | |
CN207460228U (en) | The circuit structure that fsk signal efficiently demodulates is realized in wireless charging device | |
Bartolo et al. | An efficient method of FIR filtering based on impulse response rounding | |
Chai et al. | Optimal noise reduction in oversampled PR filter banks | |
CN116015248A (en) | CIC-HB cascading digital filter and verification method thereof | |
CN107748729A (en) | A kind of absolute value encoder and the method, apparatus handled its output signal | |
CN102457251B (en) | Method and device for realizing universal digital filter | |
Wahls et al. | Novel system inversion algorithm with application to oversampled perfect reconstruction filter banks | |
Quevedo et al. | Quantization of filter bank frame expansions through moving horizon optimization | |
CN112866856A (en) | Design method, system and equipment of ANC noise reduction Bluetooth headset filter | |
Ho et al. | Optimal design of magnitude responses of rational infinite impulse response filters | |
CN110830004A (en) | Design and verification method of digital filter | |
JPH05235701A (en) | Method and device for processing digital filter bank by ring convolution | |
CN116132866B (en) | PDM digital microphone decoding device and chip | |
EP4138406A1 (en) | Noise cancellation method for audio signal, audio signal processing apparatus, and electronic device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
GR01 | Patent grant | ||
GR01 | Patent grant | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20201117 Termination date: 20210424 |
|
CF01 | Termination of patent right due to non-payment of annual fee |