CN211670842U - Wide voltage input/output pulse width adjustable power-on reset circuit - Google Patents

Wide voltage input/output pulse width adjustable power-on reset circuit Download PDF

Info

Publication number
CN211670842U
CN211670842U CN202020433126.9U CN202020433126U CN211670842U CN 211670842 U CN211670842 U CN 211670842U CN 202020433126 U CN202020433126 U CN 202020433126U CN 211670842 U CN211670842 U CN 211670842U
Authority
CN
China
Prior art keywords
resistor
power
module
timer
capacitor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN202020433126.9U
Other languages
Chinese (zh)
Inventor
何敏
宋波
魏岗
闫挺
陈启贵
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Jiangsu Aerospace Shenhe Technology Co ltd
Original Assignee
Jiangsu Aerospace Shenhe Technology Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Jiangsu Aerospace Shenhe Technology Co ltd filed Critical Jiangsu Aerospace Shenhe Technology Co ltd
Priority to CN202020433126.9U priority Critical patent/CN211670842U/en
Application granted granted Critical
Publication of CN211670842U publication Critical patent/CN211670842U/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Electronic Switches (AREA)

Abstract

The power-on reset circuit comprises a power interface, a jitter elimination delay module, a differential module, a reverse amplification module, a 555 timing module and a switch circuit which are sequentially arranged, wherein the power interface is connected with an external direct-current power supply, the positive pole of the power supply is connected with corresponding ports of the jitter elimination delay module, the reverse amplification module and the 555 timing module, and the collector electrode of a triode Q2 in the switch circuit is connected with a switch of equipment to control the connection and disconnection of the power supply of the equipment, so that the reset of the equipment connected with the power-on reset circuit is realized. The utility model discloses a mode design reset circuit that separation original paper and integrated circuit combined together has simple structure, with low costs, response speed is fast, advantage that the flexibility is strong.

Description

Wide voltage input/output pulse width adjustable power-on reset circuit
Technical Field
The utility model relates to an electronic circuit design field, more specifically is a wide voltage input/output pulse width adjustable power-on reset circuit.
Background
In the field of electronic circuits, many devices need to be manually reset after being powered on to normally work. In system integration, a reset signal which can be provided for each subsystem by a power-on system is needed, and reliable power supply for each system can be realized without manually controlling the switch of each subsystem. If the power-on reset circuit is not available or cannot work reliably, the equipment cannot work normally.
Currently, the reset circuit is implemented with discrete components, with D flip-flops or JK flip-flops, and with gates. The cost of discrete components is low, the design circuit is complex, the response time is fast, and the flexibility is poor; the integrated circuit has high cost, simple design circuit, slow response time and strong flexibility.
SUMMERY OF THE UTILITY MODEL
The utility model aims at the above-mentioned problem that reset circuit adopted discrete component and integrated circuit to exist, provide a wide voltage input/output pulse width adjustable power-on reset circuit, the rising edge that the power produced when utilizing power-on designs power-on reset circuit, and the mode design reset circuit that adopts separation original paper and integrated circuit to combine together has simple structure, with low costs, response speed is fast, advantage that the flexibility is strong.
The technical scheme of the utility model is that:
the utility model provides a wide voltage input/output pulse width adjustable power-on reset circuit, this circuit is including the power source that sets gradually, the delay module is trembled in the disappearance, the differentiation module, reverse amplification module, 555 timing module and switch circuit, aforementioned power source links to each other with outside DC power supply, the anodal delay module is trembled with the disappearance of power, reverse amplification module and 555 timing module's corresponding port are connected, triode Q2's collecting electrode connects equipment switch's positive pole among the switch circuit, with the switch-on and the disconnection of controlgear power, the realization is to the resetting of power-on reset circuit connected device.
Furthermore, the jitter elimination delay module comprises a resistor R4 and a capacitor C1, one end of the resistor R4 is connected with the anode of the power interface, the other end of the resistor R4 is connected with the capacitor C1 and then is grounded, and the connection point of the resistor R4 and the capacitor C1 is used as the output of the jitter elimination delay module and is connected with the differential module.
Furthermore, the differential module comprises a capacitor C2 and a resistor R3, one end of the capacitor C2 is connected with a connection point of the resistor R4 and the capacitor C1 as an input of the differential circuit, the other end of the capacitor C2 is connected with the resistor R3 in series and then grounded, and a connection point of the capacitor C2 and the resistor R3 is connected with the reverse amplification module.
Further, the reverse amplification module comprises resistors R1 and R2 and a triode Q1, one end of the resistor R1 is used as the input of the reverse amplification module and is connected with the connection point of the capacitor C2 and the resistor R3, the other end of the resistor R1 is connected with the base of the triode Q1, the emitter of the triode Q1 is grounded, the collector of the triode Q1 is connected with the positive electrode of the power interface after being connected with the resistor R2 in series, and the connection point of the collector of the triode Q1 and the resistor R2 is used as the output of the reverse amplification circuit and is connected with the input port of the 555 timing module.
Further, the 555 timer module comprises a 555 timer, a resistor R5, capacitors C3 and C4, wherein the low trigger terminal TR of the 555 timer is connected with the connection point of the collector of the triode Q1 and the resistor R2 as the input of the 555 timer module, the resistor R5 is connected between the power supply terminal VCC and the discharge terminal DC of the 555 timer in series, the connection point of the power supply terminal VCC and the resistor R5 is connected with the positive electrode of the power interface, the high trigger terminal TH of the 555 timer is connected with the capacitor C4 to the ground, the voltage control terminal CV of the 555 timer is connected with the capacitor C3 to the ground, the high trigger terminal TH and the discharge terminal DC of the 555 timer are connected, the reset terminal R of the 555 timer is connected with the positive electrode of the power interface, and the output terminal OUT of the 555 timer is connected with the switch circuit as the output of the 555 timer module.
Further, the switch circuit comprises a resistor R6 and a transistor Q2, one end of the resistor R6 is connected with the output end OUT of the 555 timer, the other end of the resistor R6 is connected with the base electrode of the transistor Q2, the emitter electrode of the transistor Q2 is grounded, and the collector electrode of the transistor Q2 is connected with a switch of the device.
Further, the voltage range of the external DC power supply is 2-15V.
Further, the values of the resistor R5 and the capacitor C4 are adjustable to vary the width of the output pulse.
Further, an external direct-current power supply adopts an alternating-current power supply, and a transformer, a rectifying circuit and a filter circuit are sequentially connected in series to be converted into direct current.
The utility model has the advantages that:
the utility model discloses a power-on reset circuit is simple, and the interference killing feature is strong, and is with low costs, and response time is fast, and the flexibility is strong.
The utility model discloses in, direct current voltage's scope is in 2-15v, and with transformer, rectifier filter circuit to and DC-DC circuit, be fit for the equipment of various power, through the peripheral circuit of 555 timer, change resistance R5 and electric capacity C4's value promptly, adjust pulse width, can be used for controlling the reseing of various equipment.
The utility model discloses a circuit is in the practicality of reality, and response time is fast, the stable performance, the good reliability.
Other features and advantages of the present invention will be described in detail in the detailed description which follows.
Drawings
The above and other objects, features and advantages of the present invention will become more apparent by describing in more detail exemplary embodiments thereof with reference to the attached drawings, in which like reference numerals generally represent like parts throughout the exemplary embodiments of the present invention.
Fig. 1 shows a schematic block diagram of the present invention.
Fig. 2 shows a circuit diagram of the present invention.
Detailed Description
Preferred embodiments of the present invention will be described in more detail below with reference to the accompanying drawings. While the preferred embodiments of the present invention have been illustrated in the accompanying drawings, it is to be understood that the invention may be embodied in various forms and should not be limited to the embodiments set forth herein.
The utility model discloses the rising edge that the power produced when utilizing to go up designs power-on reset circuit, adopt the mode design reset circuit that separation original paper and integrated circuit combined together, the schematic block diagram is shown as figure 1, this circuit is including the power source that sets gradually, the delay module is trembled in the disappearance, the differential module, reverse amplification module, 555 timing module and switch circuit, aforementioned power source links to each other with outside DC power supply, the anodal power source trembles the delay module with the disappearance, reverse amplification module and 555 timing module's corresponding port is connected, triode Q2's collecting electrode connects the switch of equipment among the switch circuit, with the switch-on and the disconnection of controlgear power, realize the reset to power-on reset circuit connected device.
The power supply can adopt alternating current or direct current, the alternating current is changed into a direct current circuit through a transformer, a rectifying circuit and a filtering circuit, and the direct current output range of the power supply can be 2v-15 v. Other dc power supplies in the system can be directly utilized.
The jitter elimination delay module comprises a resistor R4 and a capacitor C1, one end of the resistor R4 is connected with the anode of the power interface, the other end of the resistor R4 is connected with the capacitor C1 and then is grounded, and the connection point of the resistor R4 and the capacitor C1 is used as the output of the jitter elimination delay module and is connected with the differential module. The power supply will generate certain fluctuation at the moment of starting up, and the power supply signal needs to be debounced; the integrated circuit needs a certain response time, and in order to ensure that the integrated circuit can respond to the rising edge of the power supply, the rising edge signal of the power supply needs to be delayed for a certain time.
The differential module comprises a capacitor C2 and a resistor R3, one end of the capacitor C2 is used as the input of the differential circuit and is connected with the connection point of the resistor R4 and the capacitor C1, the other end of the capacitor C2 is connected with the resistor R3 in series and then is grounded, and the connection point of the capacitor C2 and the resistor R3 is connected with the reverse amplification module; leading a rising edge signal output by the jitter elimination delay module to enter a differential module to obtain a sharp pulse signal;
the reverse amplification module comprises resistors R1 and R2 and a triode Q1, one end of the resistor R1 is used as the input of the reverse amplification module and is connected with the connection point of a capacitor C2 and a resistor R3, the other end of the resistor R1 is connected with the base electrode of the triode Q1, the emitter electrode of the triode Q1 is grounded, the collector electrode of the triode Q1 is connected with the positive electrode of the power interface after being connected with the resistor R2 in series, and the connection point of the collector electrode of the triode Q1 and the resistor R2 is used as the output of the reverse amplification circuit and is connected with the input port of the 555 timing module; and the reverse amplification module performs reverse amplification operation on the sharp pulse signal according to the characteristics of the 555 timer.
The 555 timer module comprises a 555 timer, a resistor R5, capacitors C3 and C4, wherein a low trigger end TR of the 555 timer is used as the input of the 555 timer module and is connected with the connecting point of a collector of a triode Q1 and a resistor R2, a resistor R5 is connected between a power supply end VCC and a discharge end DC of the 555 timer in series, the connecting point of the power supply end VCC and a resistor R5 is connected with the positive electrode of the power interface, a high trigger end TH of the 555 timer is connected with the capacitor C4 to the ground, a voltage control end CV of the 555 timer is connected with the capacitor C3 to the ground, a high trigger end TH of the 555 timer is connected with the discharge end DC, a reset end R of the 555 timer is connected with the positive electrode of the power interface, an output end OUT of the 555 timer is used as the output of the 555 timer module and is connected with the switching circuit to change the peripheral circuit of, the width of the output pulse can be changed, and the module controls the state of an electronic switch on the equipment by utilizing the output pulse.
In the utility model, the power interface, the jitter elimination delay module, the differential module, the reverse amplification module and the switch circuit are all realized by adopting discrete components; the 555 timing module adopts an integrated circuit, and a discrete component and the integrated circuit are combined to design a reset circuit, so that the 555 timing module has the advantages of simple structure, low cost, high response speed and strong flexibility.
In the specific implementation:
the output DC power supply is 2PIN interface, 1 is low, 2 is power supply, the power supply is DC power supply, and the range is 2-15V.
The power supply connecting resistor R4 and the capacitor C1 complete the functions of jitter elimination and time delay. The output end is connected with a differentiating circuit formed by C2 and R3. A sharp pulse is obtained. A downward pulse is obtained through a triode reverse amplification circuit consisting of R1, a triode Q1 and R2. The pulse is connected to the input port 2 of the 555 timer, the port 7 of the 555 timer is connected with a resistor R5 to a power supply, the port 6 is connected with a capacitor C4 to the ground, and the width of the output pulse can be changed by changing the value of R5C 4. The 555 timer port 3 outputs a pulse. The output pulse is connected to a switching circuit formed by a triode Q2 of R6, and the collector of the triode is connected to a switch of equipment to switch on and off the power supply, so that the equipment is reset. Q1 and Q2 may also be implemented using field effect circuits.
While various embodiments of the present invention have been described above, the above description is intended to be illustrative, not exhaustive, and not limited to the disclosed embodiments. Many modifications and variations will be apparent to those of ordinary skill in the art without departing from the scope and spirit of the described embodiments.

Claims (9)

1. The power-on reset circuit is characterized by comprising a power interface, a jitter elimination delay module, a differential module, a reverse amplification module, a 555 timing module and a switch circuit which are sequentially arranged, wherein the power interface is connected with an external direct-current power supply, the positive electrode of the power supply is connected with corresponding ports of the jitter elimination delay module, the reverse amplification module and the 555 timing module, and the collector electrode of a triode Q2 in the switch circuit is connected with the positive electrode of a power switch of equipment to control the on and off of the power supply of the equipment, so that the reset of the equipment connected with the power-on reset circuit is realized.
2. The wide voltage input/output pulse width adjustable power-on reset circuit as claimed in claim 1, wherein the jitter elimination delay module comprises a resistor R4 and a capacitor C1, one end of the resistor R4 is connected to the positive electrode of the power interface, the other end of the resistor R4 is connected to the ground after being connected to the capacitor C1, and the connection point of the resistor R4 and the capacitor C1 is connected to the differential module as the output of the jitter elimination delay module.
3. The wide voltage input/output pulse width adjustable power-on reset circuit as claimed in claim 1, wherein the differential module comprises a capacitor C2 and a resistor R3, one end of the capacitor C2 is connected to a connection point of the resistor R4 and the capacitor C1 as an input of the differential circuit, the other end of the capacitor C2 is connected in series with the resistor R3 and then grounded, and a connection point of the capacitor C2 and the resistor R3 is connected to the reverse amplification module.
4. The wide voltage input/output pulse width adjustable power-on reset circuit as claimed in claim 1, wherein the reverse amplification module comprises resistors R1 and R2, and a transistor Q1, one end of the resistor R1 is connected to a connection point of a capacitor C2 and a resistor R3 as an input of the reverse amplification module, the other end of the resistor R1 is connected to a base of a transistor Q1, an emitter of the transistor Q1 is grounded, a collector of a transistor Q1 is connected to an anode of the power interface after being connected to the resistor R2 in series, and a connection point of a collector of the transistor Q1 and the resistor R2 is connected to an input port of the 555 timing module as an output of the reverse amplification circuit.
5. The wide voltage input/output pulse width adjustable power-on reset circuit as claimed in claim 1, wherein the 555 timer module comprises a 555 timer, a resistor R5 and capacitors C3 and C4, the low trigger terminal TR of the 555 timer is connected as an input of the 555 timer module to a connection point of a collector of the transistor Q1 and the resistor R2, a resistor R5 is connected in series between the power supply terminal VCC and the discharge terminal DC of the 555 timer, a connection point of the power supply terminal VCC and the resistor R5 is connected to an anode of the power interface, the high trigger terminal TH of the 555 timer is connected to the capacitor C4 to the ground, the voltage control terminal CV of the 555 timer is connected to the capacitor C3 to the ground, the high trigger terminal TH of the 555 timer is connected to the discharge terminal DC, the reset terminal R5 of the 555 timer is connected to the anode of the power interface, and the output terminal OUT of the 555 timer module is connected to the switch circuit as an output of the 555 timer module.
6. The wide voltage input/output pulse width adjustable power-on reset circuit as claimed in claim 1, wherein the switch circuit comprises a resistor R6 and a transistor Q2, one end of the resistor R6 is connected to the output OUT of the 555 timer, the other end of the resistor R6 is connected to the base of the transistor Q2, the emitter of the transistor Q2 is grounded, and the collector is connected to the switch of the device.
7. A wide voltage input/output pulse width adjustable power-on-reset circuit as claimed in claim 1, wherein the voltage range of the external dc power supply is 2-15V.
8. The wide voltage input/output pulse width adjustable power-on-reset circuit as claimed in claim 1, wherein the values of the resistor R5 and the capacitor C4 are adjustable to change the width of the output pulse.
9. The wide voltage input/output pulse width adjustable power-on reset circuit as claimed in claim 1, wherein the external dc power source is a dc power source that is converted from an ac power source to a transformer, a rectifier circuit and a filter circuit in series.
CN202020433126.9U 2020-03-30 2020-03-30 Wide voltage input/output pulse width adjustable power-on reset circuit Expired - Fee Related CN211670842U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202020433126.9U CN211670842U (en) 2020-03-30 2020-03-30 Wide voltage input/output pulse width adjustable power-on reset circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202020433126.9U CN211670842U (en) 2020-03-30 2020-03-30 Wide voltage input/output pulse width adjustable power-on reset circuit

Publications (1)

Publication Number Publication Date
CN211670842U true CN211670842U (en) 2020-10-13

Family

ID=72742848

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202020433126.9U Expired - Fee Related CN211670842U (en) 2020-03-30 2020-03-30 Wide voltage input/output pulse width adjustable power-on reset circuit

Country Status (1)

Country Link
CN (1) CN211670842U (en)

Similar Documents

Publication Publication Date Title
EP2618443A1 (en) Dynamic damper and lighting driving circuit comprising the dynamic damper
CN109327044B (en) Power conversion circuit, inverter circuit, photovoltaic power generation system and control method thereof
CN211266448U (en) Current-limiting protection circuit
CN111064159A (en) Current-limiting protection circuit and control method thereof
CN110350902A (en) A kind of Anti-misoperation circuit and anti-misoperation apparatus
CN211018245U (en) Current monitoring circuit based on CP L D
CN211670842U (en) Wide voltage input/output pulse width adjustable power-on reset circuit
CN107681888B (en) Controller, switch control method and applicable LED driving system
CN103376748A (en) Electronic device
CN104852563A (en) Switching power supply external soft start circuit
CN210899112U (en) Electronic switch circuit with low power consumption
CN110798187B (en) Power-on reset circuit
CN202424498U (en) Protection circuit applicable to PWM (pulse-width modulation) power control circuit
CN112688788A (en) Discrete PD circuit and power supply system
CN217846447U (en) AC voltage zero-crossing detection circuit and control chip
CN110707916A (en) Soft start circuit for switching power supply
CN214480275U (en) Small-size BUCK converter circuit suitable for low-power application
CN209881390U (en) Switching power supply circuit and input overvoltage and undervoltage protection circuit thereof
CN109980766B (en) Vibration energy collector power management circuit with hysteresis self-locking function
CN204030994U (en) Supply module, switching power source chip and switch power supply system
CN210624841U (en) Reset circuit, control circuit and air conditioner
CN202916738U (en) Power supply output stage circuit capable of avoiding sleep mode output lower than cut-off voltage
CN207021667U (en) Bus current foldback circuit
CN210431214U (en) Circuit for realizing PWM maximum pulse width limitation
CN215180476U (en) Voltage detection circuit and electric equipment

Legal Events

Date Code Title Description
GR01 Patent grant
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20201013

CF01 Termination of patent right due to non-payment of annual fee