CN211508898U - Switch unit arrangement - Google Patents
Switch unit arrangement Download PDFInfo
- Publication number
- CN211508898U CN211508898U CN201921305853.0U CN201921305853U CN211508898U CN 211508898 U CN211508898 U CN 211508898U CN 201921305853 U CN201921305853 U CN 201921305853U CN 211508898 U CN211508898 U CN 211508898U
- Authority
- CN
- China
- Prior art keywords
- common
- conductive path
- switch
- conductive
- cell configuration
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000001228 spectrum Methods 0.000 claims abstract description 11
- 230000008859 change Effects 0.000 claims abstract description 10
- 230000010363 phase shift Effects 0.000 claims description 9
- 239000004020 conductor Substances 0.000 claims description 6
- 239000004065 semiconductor Substances 0.000 claims description 2
- 101710179734 6,7-dimethyl-8-ribityllumazine synthase 2 Proteins 0.000 claims 4
- 101710186609 Lipoyl synthase 2 Proteins 0.000 claims 4
- 101710122908 Lipoyl synthase 2, chloroplastic Proteins 0.000 claims 4
- 101710101072 Lipoyl synthase 2, mitochondrial Proteins 0.000 claims 4
- 230000002123 temporal effect Effects 0.000 claims 1
- 238000005259 measurement Methods 0.000 description 5
- 239000003990 capacitor Substances 0.000 description 4
- 230000001629 suppression Effects 0.000 description 4
- 238000000034 method Methods 0.000 description 3
- 230000005855 radiation Effects 0.000 description 3
- 230000008569 process Effects 0.000 description 2
- 230000007704 transition Effects 0.000 description 2
- 238000011144 upstream manufacturing Methods 0.000 description 2
- 238000004804 winding Methods 0.000 description 2
- 230000008901 benefit Effects 0.000 description 1
- 230000000903 blocking effect Effects 0.000 description 1
- 239000000969 carrier Substances 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 230000018109 developmental process Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000009977 dual effect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000005672 electromagnetic field Effects 0.000 description 1
- 230000002349 favourable effect Effects 0.000 description 1
- 238000007620 mathematical function Methods 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 230000003595 spectral effect Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M7/00—Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
- H02M7/02—Conversion of ac power input into dc power output without possibility of reversal
- H02M7/04—Conversion of ac power input into dc power output without possibility of reversal by static converters
- H02M7/12—Conversion of ac power input into dc power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
- H02M7/21—Conversion of ac power input into dc power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
- H02M7/217—Conversion of ac power input into dc power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/08—Circuits specially adapted for the generation of control voltages for semiconductor devices incorporated in static converters
- H02M1/088—Circuits specially adapted for the generation of control voltages for semiconductor devices incorporated in static converters for the simultaneous control of series or parallel connected semiconductor devices
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/12—Arrangements for reducing harmonics from ac input or output
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/38—Means for preventing simultaneous conduction of switches
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/44—Circuits or arrangements for compensating for electromagnetic interference in converters or inverters
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M3/00—Conversion of dc power input into dc power output
- H02M3/02—Conversion of dc power input into dc power output without intermediate conversion into ac
- H02M3/04—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
- H02M3/10—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
- H02M3/145—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
- H02M3/155—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
- H02M3/156—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators
- H02M3/158—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators including plural semiconductor devices as final control devices for a single load
- H02M3/1584—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators including plural semiconductor devices as final control devices for a single load with a plurality of power processing stages connected in parallel
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/14—Arrangements for reducing ripples from dc input or output
- H02M1/15—Arrangements for reducing ripples from dc input or output using active elements
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M3/00—Conversion of dc power input into dc power output
- H02M3/02—Conversion of dc power input into dc power output without intermediate conversion into ac
- H02M3/04—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
- H02M3/10—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
- H02M3/145—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
- H02M3/155—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
- H02M3/156—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators
- H02M3/158—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators including plural semiconductor devices as final control devices for a single load
- H02M3/1584—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators including plural semiconductor devices as final control devices for a single load with a plurality of power processing stages connected in parallel
- H02M3/1586—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators including plural semiconductor devices as final control devices for a single load with a plurality of power processing stages connected in parallel switched with a phase shift, i.e. interleaved
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Electromagnetism (AREA)
- Inverter Devices (AREA)
- Dc-Dc Converters (AREA)
Abstract
The utility model relates to a switch unit configuration (1) for reducing the radio interference voltage spectrum of electronic switching device, switch unit configuration (1) has and is used for the dynamic change to come from n switch unit return circuits, respectively have an alternating current i of a looks1To inIs provided with N ∈ N and N ≧ 2, where N denotes a positive integer, is provided byThis can reduce the radio interference voltage with lower circuit complexity.
Description
Technical Field
The utility model relates to a switch unit (Schaltzelle) for reducing the radio interference voltage of electronic commutation device.
Background
The switching power supply and the commutation device generate radio interference due to high frequency switching (hochfrequente Taktung). Radio interference propagates in free space by means of electromagnetic fields and, in wired conditions, in the form of high-frequency voltages and high-frequency currents through the power supply connection. The high-frequency switching device emits radio interference radiation. The radio interference radiation is measured as a radio interference field strength (in μ V/m). The intensity of the radio interference radiation depends, for example, on the edge steepness of the currents and voltages operated and mainly on the circuit configuration. To this end, the prior art provides devices and solutions that attempt to reduce the interference voltage.
In the field of switching power supplies, for example, in order to reduce the distortion of the current drawn from the power supply, i.e. to reduce the harmonics of the supply frequency in the current drawn from the power supply, it is known to connect the switching power supply directly to a bridge rectifier fed by the power supply, without a filter capacitor connected between the two. By correspondingly controlling the on and off times of a switch in a switching power supply operating in a high-frequency switching mode, a current with a sinusoidal supply frequency can be drawn from the power supply which is at least substantially free of harmonics. However, such a circuit has a disadvantage in that the power it consumes contains a component fluctuating with the frequency of the dual power supply in addition to a constant component, which is undesirable.
A circuit arrangement for generating a dc voltage from a sinusoidal input voltage is known from EP 0223315B 1, which circuit arrangement reduces the interference voltage at low frequencies. To this end, this known circuit configuration comprises a switching power supply comprising a diode, a coil, a capacitor and a transistor, to which a substantially sinusoidal input voltage is applied via a rectifier, and whose elements are arranged such that: in the on state of the transistor, the diode blocks, and the coil current flows at least through the transistor, and in the off state, the diode and the load and the capacitor connected in parallel flow. In the pulse generator, switching pulses for the transistor are generated from the input voltage, the frequency of which varies constantly in time between a minimum frequency at which the rectified input voltage reaches a maximum value and a maximum frequency at which the input voltage reaches a minimum value. That is, this circuit configuration connects other switching power supplies between the rectifier and the capacitor that are not electrically isolated, which means a high circuit complexity.
DE 3537536A discloses a suppression element capable of lossy suppression of the anti-ringing pulses (rcuckschwingpulses) on high-frequency switches. Such circuits limit the rise speed of the reverse voltage on the high frequency switch and can thus be used in particular to reduce high frequency interference. That is, the faster the voltage on the high-frequency switch rises when switching to the blocking state, the larger the capacitive interference current flowing in parasitic capacitance (e.g., a joint of the high-frequency switch connected to the heat sink and the ground) that is always present in the environment of the high-frequency switch becomes. Without initially canceling such interference, it may be necessary to use complex power filters to suppress the interference. However, the above-described suppression element also increases circuit complexity. The circuit becomes particularly complex when the above-mentioned known low-frequency interference and high-frequency interference suppression measures have to be jointly employed in the supply circuit.
SUMMERY OF THE UTILITY MODEL
The object of the present invention is to provide a circuit arrangement which enables radio interference voltages, in particular harmonics of the switching frequency, to be reduced with a low circuit complexity.
The basic idea of the present invention is to dynamically change the phase offset of the circuit, in particular by: when at least two power electronic switching units operating in switched mode are operating in parallel, the power electronic switching units are operated by targeted dynamic phase shifting of a carrier signal modulating the power electronic switching units, thereby targeted reduction of radio interference voltages.
By using the interleaving technique (i.e. controlling at least two commutation cells in time), a single harmonic in the frequency spectrum is reduced according to the phase shift of the control signal, based on the present invention a dynamic phase shift, which implies a dynamic influence on the harmonic, which dynamic influence can again result in a measurement of a lower level on the detector stage (detektorstefe) of the measuring instrument due to the limited pulse bandwidth of the measuring instrument.
In particular, for this purpose, the carriers of the modulation scheme (modulation scheme) of at least one of the switching units of the switching unit arrangement are phase-shifted. In another technical scheme, the following settings are carried out: by varying the phase offset and the frequency jitter of the modulation scheme of at least one switching cell configured by the switching cells.
To this end, the invention proposes a switch unit arrangement with the following characteristics:
dynamically varying an alternating current i, each having a phase, from n switching cell circuits1To inIs offset to reduce the radio interference voltage spectrum (FSS), where N ∈ N and N ≧ 2, where N represents a positive integer.
Wherein the phase offset may be varied according to a predetermined function.
Wherein the circuit is designed such that the phase shift proceeds rapidly, thereby reducing the radio interference voltage spectrum (FSS) based on the finite pulse width of the meter.
According to the invention, the switching unit is configured for this purpose with:
a. a first wire loop comprising at least two first and second parallel-arranged conductive paths, a first common conductive node of the first and second conductive paths and a first terminal for feeding an input alternating voltage UInput deviceIs connected to a second common conductive node of the first and second conductive paths and is arranged to provide an output ac voltage UOutput ofIs connected to the first common output side connection, and
b. a second wire loop comprising at least two third and fourth parallel-arranged conduction paths, a third common conduction node of said third and fourth conduction paths and a third common conduction node for feeding said input alternating voltage UInput deviceIs connected to a fourth common conductive node of said third and fourth conductive paths and is arranged to provide said output ac voltage UOutput ofIs connected to the second common output side connection of,
c. a fifth conductive path and a sixth conductive path each having at least one switch are provided between the first wire loop and the second wire loop,
d. a control circuit formed to sequentially open and close the switches in a staggered time such that phases of current through the first and second conductive paths and phases of current through the third and fourth conductive paths are relatively offset so as to be included in the electricityStream i1To inAt the total current i, one or several current peaks or harmonics inGeneral assembly＝i1+i2+…+inThrough the current i1To inIs reduced or eliminated.
In a particularly advantageous embodiment of the invention, the following is provided: the control circuit is formed to exclude the current i1…inPhase shift of
Frequency jitter is superimposed to change the frequency of the phase shift achieved.
The following are also particularly advantageous: the switch is arranged for this purpose in a fifth conductive path between the first conductive path of the first wire loop and the third conductive path of the second wire loop.
Advantageously, the switch is arranged for this purpose in a sixth conductive path between the second conductive path of the first wire loop and the fourth conductive path of the second wire loop.
The following technical solution is further advantageous: a first diode is arranged in a third conductive path of the second wire loop and further a second diode is arranged in a fourth conductive path of the second wire loop.
In a further advantageous embodiment of the invention, the following are provided: the switch is an electronic switch.
In a further advantageous embodiment of the invention, the following are provided: the switches are power semiconductor switches.
Another aspect of the invention (in addition to the above description of the device) relates to the use of said arrangement for reducing the radio interference voltage of an electronically commutated device by means of a switch unit arrangement as described above, at least in the following steps. The control circuit operates the two switches in sequence in time-staggered (in a fast switching manner) such that the current i through the first and second conduction paths1And through the third and fourth conduction pathsCurrent i of the path2Is relatively phase shifted so as to be included in the current i1And i2At the total current i, one or several current peaks or harmonics inGeneral assembly＝i1+i2In the passing current i1And i2Is reduced or eliminated.
The core idea of the utility model relates to following aspect: dynamically changing phase shift
The realization mode is as follows: phase shifting by means of a control circuit
Frequency jitter for rapidly changing the frequency is superimposed. Wherein the phase shift change used for this purpose becomes particularly effective if the change takes place in the 13kHz range.
In a further advantageous embodiment of the invention, the following are provided: the phase is changed from 180 ° to 90 ° or from 90 ° to 45 ° by means of phase dithering (phasejittering).
With regard to the features of further advantageous developments of the invention, reference is made to the above description, which is to be read in conjunction with the preferred embodiments of the invention, with reference to the attached drawings.
Drawings
Wherein:
FIG. 1 is an exemplary switch cell configuration;
FIG. 2 shows the sum current iGeneral assemblyA schematic diagram of (a);
FIG. 3 is a view (180 degrees staggered) of a first measurement curve;
FIG. 4 is a view (staggered by 90) of a second measurement curve;
FIG. 5 is a view (staggered 45) of a third measurement curve;
fig. 6 is a view of a fourth measurement curve (staggered jitter).
Detailed Description
The invention is explained in more detail below with reference to fig. 1 to 6, wherein like reference numerals refer to like structural and/or functional features.
Fig. 1 shows an exemplary switching cell arrangement 1. This switching cell configuration 1 is composed of a first line loop LS1 comprising two parallel-arranged conductive paths 12, 13, one of the common conductive nodes 10 of which is connected to a common conductor for feeding an input ac voltage UInput deviceCommon input side first connector Ue1And (4) connecting.
Second common conductive node 11 for providing an output AC voltage UOutput ofFirst common output side terminal Ua1And (4) connecting.
In the present embodiment, the input voltage is smaller than the output voltage, and the configuration is used similarly to the boost converter.
The second line circuit LS2 has two parallel-arranged conductor paths 22, 23, of which one common conductor node 20 is connected to a common conductor node for feeding an input ac voltage UInput deviceCommon input side second terminal Ue2And (4) connecting.
As shown in fig. 1, a second common conductive node 21 of the conductive paths is connected to supply the output ac voltage UOutput ofSecond common output side terminal Ua2And (4) connecting.
Between the two line loops LS1, LS2, there are provided conductive paths 30, 31 each having a switch S1, S2.
Furthermore, a first diode D1 is arranged in first conductive path 22 of second wire loop LS2 after the branch node of conductive path 30, and likewise a second diode D2 is arranged in second conductive path 23 of second wire loop LS2 after branch node 25 of conductive path 31. In first conductive path 22 of second wire loop LS2, a winding L1 is further provided upstream of the branch node of conductive path 30, and in second conductive path 22 of second wire loop LS2, a winding L2 is further provided upstream of the branch node of conductive path 31.
By turning on the switch S1, the current i1 in the coil L1 rises. If the switch S1 is then opened again in the boost converter mode described above, the current i1 continues to flow through the coil L1 and the diode D1 and drops again in the process. By turning on the switch S2, the current i2 in the coil L2 rises. If the switch S2 is then opened again in the boost converter mode described above, the current i2 continues to flow through the coil L2 and the diode D2 and drops again in the process.
If more identical commutation cells (Kommutierungszelle) are now used, the input current will be split between the stages.
If the control signals of the switches S1 and S2 are shifted by one phase relative to each other
As shown in fig. 2, the high frequency current ripples partially cancel each other out.
These measures have the following effect on electromagnetic compatibility. Frequencies, in particular from 150kHz, are of particular interest for the spectrum of radio interference voltages. Thus, the switching frequency f at 130kHzPWMNext, frequencies from the second harmonic are of particular interest.
If sum of the currents iGeneral assemblySplit into spectral components, the results show that specific harmonics associated with a particular phase and multiples thereof cancel each other out in the spectrum. These harmonics are the 1 st, 3 rd, 5 th, … harmonics at 180 ° phase shift. At a 90 phase shift, the 2 nd, 5 th, 7 th, … harmonics cancel each other out. Every time a commutation unit is added, one more harmonic and its multiples can be eliminated according to the phase offset.
For this purpose, in each case one further first and second line circuit can be provided, which together with the respectively adjacent line circuit form two parallel-arranged line circuits, of which one common line node is connected to the common input-side connection for supplying the input ac voltage and the second common line node is connected to the common output-side connection, and in each case one further line circuit with a further switch is provided between the line circuits, so that a cascaded parallel connection of the switching units is formed.
For operating the switches S1, S2, a control circuit is provided, which controlsThe circuit is formed for sequentially opening and closing the two switches S1, S2 in time-staggered manner, so that the phase of the current i1 through one of the conduction paths 22 and the phase of the current i2 through the second conduction path 23 are relatively offset, so that the current i is contained in1And i2At the total current i, one or several current peaks or harmonics inGeneral assemblyPassing current i in i1+ i11And i2Is reduced or eliminated.
However, it is not meaningful to completely eliminate a single harmonic, since the corresponding higher order harmonic or lower frequency harmonic is then decisive for the limit value compliance.
If one observes the radio jammer used for measuring the radio interference voltage according to CISPR16, it is found that the radio jammer has a defined pulse bandwidth which is divided into different ranges depending on the measuring frequency and has a bandwidth of 9kHz in the range of 150kHz to 30 MHz. If the frequency of the pulses generated by the circuit is greater than 9kHz, the pulses will be only partially sensed by the meter due to the missing pulse bandwidth.
The solution is therefore as follows: the commutation cells (which are each composed of one conducting path in the upper and lower conductor loop, the corresponding coil and diode in the upper path, and the switch with the connecting path) are rapidly phase-shifted relative to one another, so that the harmonics resulting from the phase-shifted switching (phaseverses Takten) are always shifted. Wherein the phase is changed rapidly so that the change is at half the pulse bandwidth of the meter, thereby reducing the measured interference. The quotient of the switching frequency and the phase change frequency is preferably equal to an integer multiple, which has a favorable effect on the control behavior.
For example, the phase is changed from 180 ° to 90 ° (or from 90 ° to 45 ° as measured) and back again at a switching frequency of 130kHz and a phase change frequency of 13 kHz. The harmonics thus generated and affected by the respective interleaving are thus reduced and the filters required for electromagnetic compatibility can be reduced.
The utility model discloses a scheme can exert the influence to a plurality of harmonics and amplitude distribution thereof simultaneously. The subsequent views in fig. 3 to 6 exemplarily show the frequency spectrum of the normalized zero-mean current output by the signal generator to the input of the measuring instrument. There is no second harmonic in fig. 3 with an interleaving value of 180 deg. because only 130kHz and multiples thereof are eliminated. In fig. 4 where the interleaving value is 90 °, there is no third harmonic at 260 kHz. There is no fourth harmonic in fig. 5 with an interleaving value of 45 °. The advantage of dynamic phase variation is clearly reflected in the minimum amplitude in fig. 6, which shows the "staggered jitter from 45 ° to 90 ° with a 13kHz phase variation frequency" pattern.
This scheme can also be operated in conjunction with frequency variation to further flatten (Verschleifen) the spectrum. The above-described solution is also applicable to parallel operation of, for example, two or several inverters for motor commutation. The phase change can be controlled by means of a mathematical function, wherein several phases with different transitions (jumps, transitions, etc.) and one continuously changing phase can be used. The time spans with different lengths can be selected for each phase. The utility model discloses a scheme is not only influential to input current, also influential to the interference that the switch unit causes jointly.
Claims (11)
1. A switching cell arrangement (1) for reducing the radio interference voltage spectrum of an electronic commutation device, characterized in that the switching cell arrangement (1) has means for dynamically changing alternating currents i, each having one phase, from n switching cell loops1To inIs provided, wherein N ∈ N and N ≧ 2, where N represents a positive integer, to reduce the radio interference voltage spectrum.
2. The switching cell configuration (1) according to claim 1, characterized in that the phase offset is varied according to a fixed function.
3. The switching cell configuration (1) according to claim 1 or 2, characterized in that the temporal variation of the phase offset is performed rapidly, thereby reducing the radio interference voltage spectrum based on the finite pulse width of the meter.
4. The switching cell arrangement (1) according to claim 1 or 2, characterized by having:
a. at least one first line loop (LS1) comprising at least two first and second parallel-arranged conducting paths (12, 13), the first common conducting node (10) of which is connected to a first common conducting node for feeding an input AC voltage UInput deviceCommon input side first terminal (U)e1) A second common conductive node (11) of the first and second conductive paths and means for providing an output alternating voltage UOutput ofFirst common output side terminal (U) ofa1) Is connected, and
b. at least one second line loop (LS2) comprising at least two third and fourth parallel-arranged conduction paths (22, 23), a third common conduction node (20) of which is connected to a first common conduction node for feeding the input AC voltage UInput deviceCommon input side second terminal (U)e2) A fourth common conductive node (21) of the third and fourth conductive paths connected to provide the output AC voltage UOutput ofSecond common output side terminal (U) ofa2) The connection is carried out by connecting the two parts,
c. a fifth and a sixth conductive path (30, 31) each having at least one switch (S1, S2) are provided between the first and second conductor loops (LS1, LS2),
d. a control circuit formed to sequentially open and close the switches in a staggered time such that phases of currents through the first and second conductive paths and phases of currents through the third and fourth conductive paths are relatively offset so as to be included in the current i1To inAt the total current i, one or several current peaks or harmonics inGeneral assembly＝i1+i2+…+inThrough the current i1To inIs reduced or eliminated.
5. The switch cell configuration (1) according to claim 4, characterized in that the control circuit is formed for excluding the current i1…inPhase shift of
Frequency jitter is also superimposed to change the frequency of the phase shift.
6. The switch cell configuration (1) according to claim 4, characterized in that the switch is arranged in a fifth conductive path (30) between the first conductive path (12) of the first wire loop (LS1) and the third conductive path (22) of the second wire loop (LS 2).
7. The switching cell configuration (1) according to claim 4, characterized in that the switch is arranged in a sixth conductive path (31) between the second conductive path (13) of the first wire loop (LS1) and the fourth conductive path (23) of the second wire loop (LS 2).
8. The switching cell configuration (1) according to claim 4, characterized in that a first diode (D1) is arranged in the third conductive path (22) of the second wire loop (LS 2).
9. The switch cell configuration (1) according to claim 4, characterized in that a second diode (D2) is arranged in a fourth conductive path (23) of the second wire loop (LS 2).
10. The switch cell configuration (1) according to claim 4, characterized in that the switches (S1, S2) are electronic switches.
11. The switch cell configuration (1) according to claim 10, characterized in that the switches (S1, S2) are power semiconductor switches.
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DE102019110988.4 | 2019-04-29 | ||
| DE102019110988.4A DE102019110988A1 (en) | 2019-04-29 | 2019-04-29 | SWITCH CELL ARRANGEMENT FOR THE REDUCTION OF RADIO INTERFERENCE VOLTAGE SPECTRUM OF AN ELECTRONIC COMMUTATION DEVICE |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN211508898U true CN211508898U (en) | 2020-09-15 |
Family
ID=70682808
Family Applications (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201921305853.0U Active CN211508898U (en) | 2019-04-29 | 2019-08-13 | Switch unit arrangement |
| CN202080009991.3A Active CN113330675B (en) | 2019-04-29 | 2020-04-28 | Switching unit device and method for reducing radio noise voltage by the same |
Family Applications After (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202080009991.3A Active CN113330675B (en) | 2019-04-29 | 2020-04-28 | Switching unit device and method for reducing radio noise voltage by the same |
Country Status (4)
| Country | Link |
|---|---|
| EP (1) | EP3874589A1 (en) |
| CN (2) | CN211508898U (en) |
| DE (1) | DE102019110988A1 (en) |
| WO (1) | WO2020221712A1 (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113330675A (en) * | 2019-04-29 | 2021-08-31 | 依必安派特穆尔芬根有限两合公司 | Radio noise voltage spectrum reduction in parallel and phase shifted clock converters through dynamic adjustment of phase shift |
Family Cites Families (20)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE3537536A1 (en) | 1985-10-22 | 1987-04-23 | Walter Hirschmann | Single-ended flyback converter or forward converter having a low blocking voltage, for the switching transistor |
| DE3541308C1 (en) | 1985-11-22 | 1987-02-05 | Philips Patentverwaltung | DC power supply generator e.g. for gas discharge lamp - obtains regulated DC from mains supply giving sinusoidal input to filter and rectifier |
| US6051952A (en) * | 1997-11-06 | 2000-04-18 | Whirlpool Corporation | Electric motor speed and direction controller and method |
| US6307905B1 (en) * | 1998-11-09 | 2001-10-23 | Broadcom Corporation | Switching noise reduction in a multi-clock domain transceiver |
| DE10123744A1 (en) * | 2001-05-16 | 2002-11-28 | Siemens Ag | Reducing digital clock generator noise effect involves expanding noise signal spectrum with clock signal phase modulation and feeding phase modulated input clock signal to clock network |
| PL1531538T3 (en) * | 2003-11-11 | 2014-09-30 | Kostal Leopold Gmbh & Co Kg | Method of controlling a boost converter and multiphase boost converter and use of the same |
| TWI348083B (en) * | 2005-01-18 | 2011-09-01 | Altera Corp | Low-noise switching voltage regulator and methods therefor |
| US7746675B2 (en) * | 2007-03-26 | 2010-06-29 | Virginia Tech Intellectual Properties, Inc. | Asymmetrical interleaving strategy for multi-channel power converters |
| US7515076B1 (en) * | 2007-09-28 | 2009-04-07 | Cirrus Logic, Inc. | Method and apparatus for reducing switching noise in a system-on-chip (SoC) integrated circuit including an analog-to-digital converter (ADC) |
| JP2011176659A (en) * | 2010-02-25 | 2011-09-08 | Panasonic Corp | Noise sensor phase amplitude adjusting circuit and radio equipment employing the same |
| US8803489B2 (en) * | 2010-07-16 | 2014-08-12 | Virginia Tech Intellectual Properties, Inc. | Adaptive on-time control for power factor correction stage light load efficiency |
| JP6077383B2 (en) * | 2013-05-09 | 2017-02-08 | 株式会社デンソー | Power converter |
| US9991780B2 (en) * | 2014-11-24 | 2018-06-05 | Mediatek Inc. | Devices and methods of cancelling the switching noise from power management integrated circuits |
| DE102014119502B3 (en) * | 2014-12-23 | 2016-03-24 | Sma Solar Technology Ag | Grid connected inverter, inverter arrangement and operating method for an inverter arrangement |
| CN105958814B (en) * | 2016-06-12 | 2018-10-12 | 海信（广东）空调有限公司 | PFC converter control method and device and variable frequency electric appliance |
| DE102016213068A1 (en) * | 2016-07-18 | 2018-01-18 | Robert Bosch Gmbh | Switching converter arrangement for a vehicle |
| CN108445311B (en) * | 2018-03-30 | 2020-10-09 | 中国西电电气股份有限公司 | Capacitor noise test loop and test method thereof |
| CN109039117B (en) * | 2018-08-15 | 2020-09-25 | 西北工业大学 | High-power-density airplane alternating current converter and input side low-order harmonic suppression method thereof |
| DE102018219277A1 (en) * | 2018-11-12 | 2020-05-14 | Kaco New Energy Gmbh | Method for operating a PV inverter and PV inverter |
| DE102019110988A1 (en) * | 2019-04-29 | 2020-10-29 | Ebm-Papst Mulfingen Gmbh & Co. Kg | SWITCH CELL ARRANGEMENT FOR THE REDUCTION OF RADIO INTERFERENCE VOLTAGE SPECTRUM OF AN ELECTRONIC COMMUTATION DEVICE |
-
2019
- 2019-04-29 DE DE102019110988.4A patent/DE102019110988A1/en active Pending
- 2019-08-13 CN CN201921305853.0U patent/CN211508898U/en active Active
-
2020
- 2020-04-28 WO PCT/EP2020/061682 patent/WO2020221712A1/en unknown
- 2020-04-28 CN CN202080009991.3A patent/CN113330675B/en active Active
- 2020-04-28 EP EP20725628.0A patent/EP3874589A1/en active Pending
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113330675A (en) * | 2019-04-29 | 2021-08-31 | 依必安派特穆尔芬根有限两合公司 | Radio noise voltage spectrum reduction in parallel and phase shifted clock converters through dynamic adjustment of phase shift |
| CN113330675B (en) * | 2019-04-29 | 2024-06-14 | 依必安派特穆尔芬根有限两合公司 | Switching unit device and method for reducing radio noise voltage by the same |
Also Published As
| Publication number | Publication date |
|---|---|
| EP3874589A1 (en) | 2021-09-08 |
| DE102019110988A1 (en) | 2020-10-29 |
| CN113330675B (en) | 2024-06-14 |
| WO2020221712A1 (en) | 2020-11-05 |
| CN113330675A (en) | 2021-08-31 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Sekiya et al. | FM/PWM control scheme in class DE inverter | |
| US9124183B2 (en) | Power inverter for feeding electric energy from a DC power generator into an AC grid with two power lines | |
| JP5505417B2 (en) | Output filter and electric motor drive system including the same | |
| JP5851024B2 (en) | Step-up converter | |
| RU2478978C2 (en) | Transformer check device | |
| US20170019027A1 (en) | Method for reducing spurious emissions from a voltage converter with clocked power switches | |
| US20070069581A1 (en) | AC to DC converter circuit | |
| CN101604913A (en) | The no bridge type power converter of tool power factor correction | |
| US5726870A (en) | Electronic circuit for converting electrical energy | |
| JP5468394B2 (en) | Grid interconnection inverter | |
| Sahoo et al. | Performance analysis and simulation of three phase voltage source inverter using basic PWM techniques | |
| US20190288609A1 (en) | High frequency rectifier | |
| US9124176B2 (en) | Voltage converter comprising a storage inductor with one winding and a storage inductor with two windings | |
| JP2023025882A (en) | Pulse power supply device for plasma processing device | |
| CN211508898U (en) | Switch unit arrangement | |
| KR101698359B1 (en) | Switching control circuit and switching power device | |
| US10284083B2 (en) | DC/DC converter with a flying capacitor | |
| US9438132B2 (en) | Multilevel AC/DC power converting method and converter device thereof | |
| KR101494680B1 (en) | Noise Filtering Circuit For System Using DC Power Supply | |
| EP2638627B1 (en) | Power inverter for feeding electric energy from a dc power generator into an ac grid with two power lines | |
| US6172558B1 (en) | Switching amplifier and method for operating same | |
| CN201528323U (en) | EMI improvement circuit based on spread spectrum conversion technology | |
| EP0159334A1 (en) | Pulse width modulated inverter | |
| WO2001003490A2 (en) | Apparatus for increasing the voltage utilization of three-phase pwm rectifier systems with connection between output center point and artificial mains star point | |
| US11095203B2 (en) | High-frequency line filter |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GR01 | Patent grant | ||
| GR01 | Patent grant |