CN211183450U - Intelligent power supply circuit and equipment thereof - Google Patents
Intelligent power supply circuit and equipment thereof Download PDFInfo
- Publication number
- CN211183450U CN211183450U CN201921826860.5U CN201921826860U CN211183450U CN 211183450 U CN211183450 U CN 211183450U CN 201921826860 U CN201921826860 U CN 201921826860U CN 211183450 U CN211183450 U CN 211183450U
- Authority
- CN
- China
- Prior art keywords
- diode
- type mos
- tube
- output end
- switching tube
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 239000003990 capacitor Substances 0.000 claims description 81
- 238000010586 diagram Methods 0.000 description 4
- 238000005034 decoration Methods 0.000 description 2
- 238000000034 method Methods 0.000 description 1
- 230000010363 phase shift Effects 0.000 description 1
Images
Landscapes
- Rectifiers (AREA)
Abstract
The utility model discloses an intelligence supply circuit, include: the system comprises a power supply module, a load, a voltage acquisition sensor and a DSP (digital signal processor); the controlled end of the power supply module is connected with the control end of the DSP processor, the output end of the power supply module is connected with the power supply end of the load, the acquisition end of the voltage acquisition sensor is connected with the output end of the load, and the output end of the voltage acquisition sensor is connected with the input end of the DSP processor; the power supply module comprises three identical inverter full-bridge submodules; the second output end of the first inversion full-bridge sub-module, the second output end of the second inversion full-bridge sub-module and the second output end of the third inversion full-bridge sub-module are connected, so that the power module has four output ends. The utility model also discloses an intelligent power supply unit adopts a plurality of embodiments to solve the different consumer of prior art and need different battery charging outfit, unable compatible problem.
Description
Technical Field
The utility model relates to a power supply technical field especially relates to an intelligence supply circuit and equipment thereof.
Background
Currently, a common smart charger on the market can only give a charging mode and a corresponding algorithm for the characteristics of a certain load. However, this multi-mode charging is usually a plurality of fixed charging voltages and currents in different stages, and there is a certain energy loss at the switching critical point of different power outputs.
Most of the existing intelligent chargers have fixed multi-stage output, can only output alternating current or direct current, need different charging equipment for different electric equipment, and cannot be compatible.
Disclosure of Invention
The utility model provides an aim at provides an intelligence supply circuit and equipment thereof can effectively solve the different consumer of prior art and need different battery charging outfit, unable compatible problem.
In order to achieve the above object, an embodiment of the present invention provides an intelligent power supply circuit, including: the power supply comprises a power supply module with multiple electric energy outputs, a load, a voltage acquisition sensor for acquiring the electric energy of the load and a DSP (digital signal processor) for judging the type of the load according to the electric energy acquired by the voltage acquisition sensor and controlling the power supply to output corresponding alternating current or direct current;
the controlled end of the power supply module is connected with the control end of the DSP processor, the output end of the power supply module is connected with the power supply end of the load, the acquisition end of the voltage acquisition sensor is connected with the output end of the load, and the output end of the voltage acquisition sensor is connected with the input end of the DSP processor;
the power supply module comprises three identical inverter full-bridge submodules;
the first inverted full-bridge submodule comprises: the four same switching tubes, the first variable capacitor and the first power supply end are connected; the input end of the first switching tube is connected with the output end of the third switching tube, the output end of the first switching tube is connected with the output end of the second switching tube, the input end of the second switching tube is connected with the output end of the fourth switching tube, the input end of the third switching tube is connected with the input end of the fourth switching tube, and the output end of the second switching tube and the input end of the fourth switching tube are respectively connected with the first power supply end;
the first output end of the first inversion full-bridge submodule is connected between the input end of the first switch tube and the output end of the third switch tube, and the second output end of the first inversion full-bridge submodule is connected between the input end of the second switch tube and the output end of the fourth switch tube through the first variable capacitor;
the second inverted full-bridge submodule comprises: the four same switching tubes, the second variable capacitor and the second power supply end; the input end of a fifth switching tube is connected with the output end of a seventh switching tube, the output end of the fifth switching tube T5 is connected with the output end of a sixth switching tube, the input end of the sixth switching tube is connected with the output end of an eighth switching tube, the input end of the seventh switching tube is connected with the input end of the eighth switching tube, and the output end of the sixth switching tube and the input end of the eighth switching tube are respectively connected with a second power supply end;
a first output end of the second inverse full-bridge submodule is connected between an input end of the fifth switch tube T5 and an output end of the seventh switch tube, and a second output end of the second inverse full-bridge submodule is connected between an input end of the sixth switch tube and an output end of the eighth switch tube through the second variable capacitor;
the third inverse full-bridge submodule comprises: the four same switching tubes, the third variable capacitor and the third power supply end; the input end of a ninth switching tube is connected with the output end of an eleventh switching tube, the output end of the ninth switching tube is connected with the output end of a tenth switching tube, the input end of the tenth switching tube is connected with the output end of a twelfth switching tube, the input end of the eleventh switching tube is connected with the input end of the twelfth switching tube, and the output end of the tenth switching tube and the input end of the twelfth switching tube are respectively connected with a third power supply end;
a first output end of the third inverse full-bridge submodule is connected between an input end of the ninth switching tube and an output end of the eleventh switching tube, and a second output end of the third inverse full-bridge submodule is connected between an input end of the tenth switching tube and an output end of the twelfth switching tube through the third variable capacitor;
and the second output end of the first inversion full-bridge sub-module, the second output end of the second inversion full-bridge sub-module and the second output end of the third inversion full-bridge sub-module are connected.
Compared with the prior art, the embodiment of the utility model discloses intelligence supply circuit through the type that DSP treater discernment load needs the power supply, again according to the three contravariant full-bridge submodule piece that sets up among the power module for same power module not only can export the alternating current and can also export the direct current, thereby reaches and uses an intelligence supply circuit can charge the purpose to multiple type consumer.
As an improvement of the above aspect, the first variable capacitor includes: the first diode, the second diode, the third diode, the fourth diode, the first P-type MOS tube, the second P-type MOS tube and the first capacitor;
the anode of the first diode is connected with the drain electrode of the first P-type MOS tube, the cathode of the first diode is connected with the cathode of the second diode, the source electrode of the first P-type MOS tube is connected with the source electrode of the second P-type MOS tube, the drain electrode of the second P-type MOS tube is connected with the anode of the second diode, the anode of the third diode is connected with the source electrode of the first P-type MOS tube, the cathode of the third diode is connected with the drain electrode of the first P-type MOS tube, the anode of the fourth diode is connected with the source electrode of the second P-type MOS tube, and the cathode of the fourth diode is connected with the drain electrode of the second P-type MOS tube;
the first end of the first capacitor is connected with the cathode of the first diode, and the second end of the first capacitor is connected with the source electrode of the first P-type MOS tube;
the first end of the first variable capacitor is connected between the anode of the first diode and the drain electrode of the first P-type MOS tube, and the first end of the second variable capacitor is connected between the drain electrode of the second P-type MOS tube and the anode of the second diode.
As an improvement of the above aspect, the second variable capacitor includes: a fifth diode, a sixth diode, a seventh diode, an eighth diode, a third P-type MOS transistor, a fourth P-type MOS transistor and a second capacitor;
the anode of the fifth diode is connected with the drain of the third P-type MOS transistor, the cathode of the fifth diode is connected with the cathode of the sixth diode, the source of the third P-type MOS transistor is connected with the source of the second P-type MOS transistor, the drain of the second P-type MOS transistor is connected with the anode of the sixth diode, the anode of the seventh diode is connected with the source of the third P-type MOS transistor, the cathode of the seventh diode is connected with the drain of the third P-type MOS transistor, the anode of the eighth diode is connected with the source of the fourth P-type MOS transistor, and the cathode of the eighth diode is connected with the drain of the fourth P-type MOS transistor;
the first end of the second capacitor is connected with the negative electrode of the fifth diode, and the second end of the second capacitor is connected with the source electrode of the third P-type MOS tube;
the first end of the first variable capacitor is connected between the anode of the fifth diode and the drain of the third P-type MOS transistor, and the first end of the second variable capacitor is connected between the drain of the second P-type MOS transistor and the anode of the sixth diode.
As an improvement of the above aspect, the third variable capacitor includes: a ninth diode, a twelfth diode, an eleventh diode, a twelfth diode, a fifth P-type MOS tube, a sixth P-type MOS tube and a third capacitor;
the anode of the ninth diode is connected with the drain of the fifth P-type MOS transistor, the cathode of the ninth diode is connected with the cathode of the twelfth diode, the source of the fifth P-type MOS transistor is connected with the source of the second P-type MOS transistor, the drain of the second P-type MOS transistor is connected with the anode of the twelfth diode, the anode of the eleventh diode is connected with the source of the fifth P-type MOS transistor, the cathode of the eleventh diode is connected with the drain of the fifth P-type MOS transistor, the anode of the twelfth diode is connected with the source of the sixth P-type MOS transistor, and the cathode of the twelfth diode is connected with the drain of the sixth P-type MOS transistor;
a first end of the third capacitor is connected with a negative electrode of the ninth diode, and a second end of the third capacitor is connected with a source electrode of the fifth P-type MOS transistor;
the first end of the first variable capacitor is connected between the anode of the ninth diode and the drain of the fifth P-type MOS tube, and the first end of the second variable capacitor is connected between the drain of the second P-type MOS tube and the anode of the twelfth tube.
The embodiment of the utility model provides an intelligence power supply unit is still provided, include: the intelligent power supply circuit.
Compared with the prior art, the utility model discloses an intelligent power supply unit is owing to adopted intelligent power supply circuit for intelligent power supply unit not only can export the alternating current and can also export the direct current, thereby reaches and uses an intelligent power supply unit can carry out the purpose that charges to multiple type consumer.
Drawings
Fig. 1 is a schematic structural diagram of an intelligent power supply circuit according to an embodiment of the present invention;
fig. 2 is a schematic structural diagram of a power module in an intelligent power supply circuit according to an embodiment of the present invention;
fig. 3 is a schematic structural diagram of a variable capacitor in an intelligent power supply circuit according to an embodiment of the present invention.
Detailed Description
The technical solutions in the embodiments of the present invention will be described clearly and completely with reference to the accompanying drawings in the embodiments of the present invention, and it is obvious that the described embodiments are only some embodiments of the present invention, not all embodiments. Based on the embodiments in the present invention, all other embodiments obtained by a person skilled in the art without creative efforts belong to the protection scope of the present invention.
Referring to fig. 1, it is a schematic structural diagram of an intelligent power supply circuit according to an embodiment of the present invention.
The embodiment of the utility model provides an intelligence supply circuit, include: the power supply comprises a power supply module 1 with multiple electric energy outputs, a load 2, a voltage acquisition sensor 3 for acquiring the electric energy of the load 2, and a DSP (digital signal processor) 4 for judging the type of the load 2 according to the electric energy acquired by the voltage acquisition sensor 3 and controlling the power supply to output corresponding alternating current or direct current;
the controlled end of the power module 1 is connected with the control end of the DSP processor 4, the output end of the power module 1 is connected with the power supply end of the load 2, the acquisition end of the voltage acquisition sensor 3 is connected with the output end of the load 2, and the output end of the voltage acquisition sensor 3 is connected with the input end of the DSP processor 4;
referring to fig. 2, the power module 1 includes three identical inverter full-bridge submodules;
the first inverted full-bridge submodule comprises: the four same switching tubes, the first variable capacitor and the first power supply end are connected; the input end of a first switching tube T1 is connected with the output end of a third switching tube T3, the output end of the first switching tube T1 is connected with the output end of a second switching tube T2, the input end of the second switching tube T2 is connected with the output end of a fourth switching tube T4, the input end of a third switching tube T3 is connected with the input end of a fourth switching tube T4, and the output end of the second switching tube T2 and the input end of the fourth switching tube T4 are respectively connected with a first power supply end;
the first output end of the first inverse full-bridge submodule is connected between the input end of the first switch tube T1 and the output end of the third switch tube T3, and the second output end of the first inverse full-bridge submodule is connected between the input end of the second switch tube T2 and the output end of the fourth switch tube T4 through the first variable capacitor;
the second inverted full-bridge submodule comprises: the four same switching tubes, the second variable capacitor and the second power supply end; an input end of a fifth switching tube T5 is connected with an output end of a seventh switching tube T7, an output end of the fifth switching tube T5 is connected with an output end of a sixth switching tube T6, an input end of the sixth switching tube T6 is connected with an output end of an eighth switching tube, an input end of a seventh switching tube T7 is connected with an input end of an eighth switching tube T8, and an output end of the sixth switching tube T6 and an input end of the eighth switching tube T8 are respectively connected with a second power supply end;
the first output end of the second inverse full-bridge submodule is connected between the input end of the fifth switch tube T5 and the output end of the seventh switch tube T7, and the second output end of the second inverse full-bridge submodule is connected between the input end of the sixth switch tube T6 and the output end of the eighth switch tube T8 through the second variable capacitor;
the third inverse full-bridge submodule comprises: the four same switching tubes, the third variable capacitor and the third power supply end; an input end of a ninth switching tube T9 is connected to an output end of an eleventh switching tube T11, an output end of the ninth switching tube T9 is connected to an output end of a tenth switching tube T10, an input end of the tenth switching tube T10 is connected to an output end of a twelfth switching tube T12, an input end of an eleventh switching tube T11 is connected to an input end of a twelfth switching tube T12, and an output end of the tenth switching tube T10 and an input end of the twelfth switching tube T12 are respectively connected to a third power supply end;
the first output end of the third inverse full-bridge submodule is connected between the input end of the ninth switch tube T9 and the output end of the eleventh switch tube T11, and the second output end of the third inverse full-bridge submodule is connected between the input end of the tenth switch tube T10 and the output end of the twelfth switch tube T12 through the third variable capacitor;
and the second output end of the first inversion full-bridge sub-module, the second output end of the second inversion full-bridge sub-module and the second output end of the third inversion full-bridge sub-module are connected.
In this embodiment, the switch transistors are all N-type MOS transistors and diodes, the source of each N-type MOS transistor is connected to the anode of the diode, the drain of each N-type MOS transistor is connected to the cathode of the diode, the input ends of the switch transistors are all the source of the N-type MOS transistor, and the output ends of the switch transistors are all the drain of the N-type MOS transistor. The voltage acquisition sensor 3 is a hall sensor.
The working principle is as follows:
the voltage of the load 2 is collected through the voltage collecting sensor 3 and is sent to the DSP processor 4, the DSP processor 4 identifies the type of the load 2 needing power supply, and then the three inversion full-bridge sub-modules are arranged in the power module 1, so that the same power module 1 can not only output alternating current but also output direct current, and the purpose of charging various types of electric equipment by using one intelligent power supply circuit is achieved.
As an improvement of the above aspect, the first variable capacitor includes: the first diode, the second diode, the third diode, the fourth diode, the first P-type MOS tube, the second P-type MOS tube and the first capacitor;
the anode of the first diode is connected with the drain electrode of the first P-type MOS tube, the cathode of the first diode is connected with the cathode of the second diode, the source electrode of the first P-type MOS tube is connected with the source electrode of the second P-type MOS tube, the drain electrode of the second P-type MOS tube is connected with the anode of the second diode, the anode of the third diode is connected with the source electrode of the first P-type MOS tube, the cathode of the third diode is connected with the drain electrode of the first P-type MOS tube, the anode of the fourth diode is connected with the source electrode of the second P-type MOS tube, and the cathode of the fourth diode is connected with the drain electrode of the second P-type MOS tube;
the first end of the first capacitor is connected with the cathode of the first diode, and the second end of the first capacitor is connected with the source electrode of the first P-type MOS tube;
the first end of the first variable capacitor is connected between the anode of the first diode and the drain electrode of the first P-type MOS tube, and the first end of the second variable capacitor is connected between the drain electrode of the second P-type MOS tube and the anode of the second diode.
As an improvement of the above aspect, the second variable capacitor includes: a fifth diode, a sixth diode, a seventh diode, an eighth diode, a third P-type MOS transistor, a fourth P-type MOS transistor and a second capacitor;
the anode of the fifth diode is connected with the drain of the third P-type MOS transistor, the cathode of the fifth diode is connected with the cathode of the sixth diode, the source of the third P-type MOS transistor is connected with the source of the second P-type MOS transistor, the drain of the second P-type MOS transistor is connected with the anode of the sixth diode, the anode of the seventh diode is connected with the source of the third P-type MOS transistor, the cathode of the seventh diode is connected with the drain of the third P-type MOS transistor, the anode of the eighth diode is connected with the source of the fourth P-type MOS transistor, and the cathode of the eighth diode is connected with the drain of the fourth P-type MOS transistor;
the first end of the second capacitor is connected with the negative electrode of the fifth diode, and the second end of the second capacitor is connected with the source electrode of the third P-type MOS tube;
the first end of the first variable capacitor is connected between the anode of the fifth diode and the drain of the third P-type MOS transistor, and the first end of the second variable capacitor is connected between the drain of the second P-type MOS transistor and the anode of the sixth diode.
As an improvement of the above aspect, the third variable capacitor includes: a ninth diode, a twelfth diode, an eleventh diode, a twelfth diode, a fifth P-type MOS tube, a sixth P-type MOS tube and a third capacitor;
the anode of the ninth diode is connected with the drain of the fifth P-type MOS transistor, the cathode of the ninth diode is connected with the cathode of the twelfth diode, the source of the fifth P-type MOS transistor is connected with the source of the second P-type MOS transistor, the drain of the second P-type MOS transistor is connected with the anode of the twelfth diode, the anode of the eleventh diode is connected with the source of the fifth P-type MOS transistor, the cathode of the eleventh diode is connected with the drain of the fifth P-type MOS transistor, the anode of the twelfth diode is connected with the source of the sixth P-type MOS transistor, and the cathode of the twelfth diode is connected with the drain of the sixth P-type MOS transistor;
a first end of the third capacitor is connected with a negative electrode of the ninth diode, and a second end of the third capacitor is connected with a source electrode of the fifth P-type MOS transistor;
the first end of the first variable capacitor is connected between the anode of the ninth diode and the drain of the fifth P-type MOS tube, and the first end of the second variable capacitor is connected between the drain of the second P-type MOS tube and the anode of the twelfth tube.
Specifically, referring to fig. 3, the principle of the first variable capacitor, the second variable capacitor and the third variable capacitor is the same, and the first variable capacitor is taken as an example for explanation.
When the value of the first variable capacitor is the rated value, current flows in from the first end of the first variable capacitor, passes through the first diode DX1 to reach the first positive capacitor plate, passes through the third diode DX3 from the first negative capacitor plate, and then flows out from the second end of the first variable capacitor.
If the capacitance value is 0, current flows in from the first end of the first variable capacitor, PWM is set to be high level, and current flows out from the drain electrode of the first P-type MOS tube into the source electrode, then passes through the third diode Dx3 and then flows out from the second end of the first variable capacitor; by controlling the on-off time of the P-type MOS tube, the continuous stepless regulation of the equivalent capacitance value of an external circuit from 0 to C can be realized.
The embodiment of the utility model provides an intelligence power supply unit is still provided, include: the intelligent power supply circuit.
Compared with the prior art, the utility model discloses an intelligent power supply unit is owing to adopted intelligent power supply circuit for intelligent power supply unit not only can export the alternating current and can also export the direct current, thereby reaches and uses an intelligent power supply unit can carry out the purpose that charges to multiple type consumer.
For ease of understanding, further description is made by way of the following example:
one, DC output mode
Referring to fig. 2, taking the first inverse full-bridge sub-module as an example for explanation, two ends of the dc load are connected to the first output end of the first inverse full-bridge sub-module and the second output end of the first inverse full-bridge sub-module. The DSP processor 4 detects the state, the outputs PWM1 and PWM4 are high, the first switch transistor T1 and the fourth switch transistor T4 are turned on, the outputs PWM2 and PWM3 are low, and the second switch transistor T2 and the third switch transistor T3 are turned off. The voltage between the first output end of the first inversion full-bridge submodule and the second output end of the first inversion full-bridge submodule is the voltage U of the first power supply end E1, the current flows out from the positive pole of the first power supply end E1, flows to the load 2 through the first switch tube T1, flows out from the other end of the load 2, and flows to the negative pole of the first power supply end E1 through the fourth switch tube T4.
When the DSP processor 4 detects that the positive and negative electrodes of the load 2 are in reverse connection, the output PWM1 and PWM4 are in low level, the first switch tube T1 and the fourth switch tube T4 are turned off, the output PWM2 and the output PWM3 are in high level, and the output of the second switch tube T2 and the output of the third switch tube T3 are turned on. The voltage between the first output end of the first inverse full-bridge submodule and the second output end of the first inverse full-bridge submodule is the voltage of the first power supply end E1, the current flows out from the positive electrode of the first power supply end E1, flows to the load 2 through the second switching tube T2, flows out from the other end of the load 2, and flows to the negative electrode of the first power supply end E1 through the third switching tube T3.
Two-phase and single-phase AC output mode
Referring to fig. 2, taking the first inverse full-bridge sub-module as an example for explanation, two ends of the ac load are connected to the first output end of the first inverse full-bridge sub-module and the second output end of the first inverse full-bridge sub-module. Before the time T1, the first switching tube T1 and the fourth switching tube T4 are turned on, the output voltage is Ud, gate signals PWM2 and PWM4 of the second switching tube T2 and the fourth switching tube T4 are reversed at the time T1, the fourth switching tube T4 is turned off, and the second switching tube T2 cannot be turned on immediately because the current i in the inductor of the load 2 cannot be changed suddenly, and the diode in the second switching tube T2 continues current. Since the diodes in the first and second switching tubes T1 and T2 are simultaneously turned on, the output voltage is 0. By the time T2, the gate signals of the first switch tube T1 and the third switch tube T3 are reversed, the first switch tube T1 is turned off, the third switch tube T3 cannot be turned on immediately, the diode in the third switch tube T3 freewheels, and the diode in the second switch tube T2 form a current channel, and the output voltage is-Ud. By the time the current of the load 2 crosses zero and starts to reverse, the diodes in the second switch tube T2 and the third switch tube T3 are turned off, the second switch tube T2 and the third switch tube T3 start to conduct, and the output voltage is still-Ud. At time T3, the gate signals of the second switch transistor T2 and the fourth switch transistor T4 are reversed again, the second switch transistor T2 is turned off, the fourth switch transistor T4 cannot be turned on immediately, the diode in the fourth switch transistor T4 freewheels, and the output voltage is 0 again. This process is repeated so that the positive and negative pulse widths of the output voltage Ud are each t 1. By varying t1, the output voltage can be adjusted.
Three-phase and star-type three-phase alternating current output mode
Referring to fig. 2, in circuit configuration, the circuit topology has four outputs, output a, output B, output C and output 0. The control of the three inverting full-bridge sub-circuits uses control of a single-phase AC output mode, but phase-shift control is employed on the phase of the control signals, i.e., PWM5, PWM6, PWM7, and PWM8 sequentially lags the phase of PWM1, PWM2, PWM3, and PWM4 by 120, and PWM9, PWM10, PWM11, and PWM12 sequentially lags the phase of PWM5, PWM6, PWM7, and PWM8 by 120, respectively. Because the output ends 0 of the three inversion full-bridge submodules are connected, the power supply is in three-phase star connection.
The foregoing is a preferred embodiment of the present invention, and it should be noted that, for those skilled in the art, a plurality of improvements and decorations can be made without departing from the principle of the present invention, and these improvements and decorations are also considered as the protection scope of the present invention.
Claims (5)
1. An intelligent power supply circuit, comprising: the power supply comprises a power supply module with multiple electric energy outputs, a load, a voltage acquisition sensor for acquiring the electric energy of the load and a DSP (digital signal processor) for judging the type of the load according to the electric energy acquired by the voltage acquisition sensor and controlling the power supply to output corresponding alternating current or direct current;
the controlled end of the power supply module is connected with the control end of the DSP processor, the output end of the power supply module is connected with the power supply end of the load, the acquisition end of the voltage acquisition sensor is connected with the output end of the load, and the output end of the voltage acquisition sensor is connected with the input end of the DSP processor;
the power supply module comprises three identical inverter full-bridge submodules;
the first inverted full-bridge submodule comprises: the four same switching tubes, the first variable capacitor and the first power supply end are connected; the input end of the first switching tube is connected with the output end of the third switching tube, the output end of the first switching tube is connected with the output end of the second switching tube, the input end of the second switching tube is connected with the output end of the fourth switching tube, the input end of the third switching tube is connected with the input end of the fourth switching tube, and the output end of the second switching tube and the input end of the fourth switching tube are respectively connected with the first power supply end;
the first output end of the first inversion full-bridge submodule is connected between the input end of the first switch tube and the output end of the third switch tube, and the second output end of the first inversion full-bridge submodule is connected between the input end of the second switch tube and the output end of the fourth switch tube through the first variable capacitor;
the second inverted full-bridge submodule comprises: the four same switching tubes, the second variable capacitor and the second power supply end; the input end of a fifth switching tube is connected with the output end of a seventh switching tube, the output end of the fifth switching tube is connected with the output end of a sixth switching tube, the input end of the sixth switching tube is connected with the output end of an eighth switching tube, the input end of the seventh switching tube is connected with the input end of the eighth switching tube, and the output end of the sixth switching tube and the input end of the eighth switching tube are respectively connected with a second power supply end;
a first output end of the second inverse full-bridge submodule is connected between an input end of the fifth switch tube and an output end of the seventh switch tube, and a second output end of the second inverse full-bridge submodule is connected between an input end of the sixth switch tube and an output end of the eighth switch tube through the second variable capacitor;
the third inverse full-bridge submodule comprises: the four same switching tubes, the third variable capacitor and the third power supply end; the input end of a ninth switching tube is connected with the output end of an eleventh switching tube, the output end of the ninth switching tube is connected with the output end of a tenth switching tube, the input end of the tenth switching tube is connected with the output end of a twelfth switching tube, the input end of the eleventh switching tube is connected with the input end of the twelfth switching tube, and the output end of the tenth switching tube and the input end of the twelfth switching tube are respectively connected with a third power supply end;
a first output end of the third inverse full-bridge submodule is connected between an input end of the ninth switching tube and an output end of the eleventh switching tube, and a second output end of the third inverse full-bridge submodule is connected between an input end of the tenth switching tube and an output end of the twelfth switching tube through the third variable capacitor;
and the second output end of the first inversion full-bridge sub-module, the second output end of the second inversion full-bridge sub-module and the second output end of the third inversion full-bridge sub-module are connected.
2. The intelligent supply circuit of claim 1, wherein the first variable capacitance comprises: the first diode, the second diode, the third diode, the fourth diode, the first P-type MOS tube, the second P-type MOS tube and the first capacitor;
the anode of the first diode is connected with the drain electrode of the first P-type MOS tube, the cathode of the first diode is connected with the cathode of the second diode, the source electrode of the first P-type MOS tube is connected with the source electrode of the second P-type MOS tube, the drain electrode of the second P-type MOS tube is connected with the anode of the second diode, the anode of the third diode is connected with the source electrode of the first P-type MOS tube, the cathode of the third diode is connected with the drain electrode of the first P-type MOS tube, the anode of the fourth diode is connected with the source electrode of the second P-type MOS tube, and the cathode of the fourth diode is connected with the drain electrode of the second P-type MOS tube;
the first end of the first capacitor is connected with the cathode of the first diode, and the second end of the first capacitor is connected with the source electrode of the first P-type MOS tube;
the first end of the first variable capacitor is connected between the anode of the first diode and the drain electrode of the first P-type MOS tube, and the first end of the second variable capacitor is connected between the drain electrode of the second P-type MOS tube and the anode of the second diode.
3. The intelligent supply circuit of claim 2, wherein the second variable capacitance comprises: a fifth diode, a sixth diode, a seventh diode, an eighth diode, a third P-type MOS transistor, a fourth P-type MOS transistor and a second capacitor;
the anode of the fifth diode is connected with the drain of the third P-type MOS transistor, the cathode of the fifth diode is connected with the cathode of the sixth diode, the source of the third P-type MOS transistor is connected with the source of the second P-type MOS transistor, the drain of the second P-type MOS transistor is connected with the anode of the sixth diode, the anode of the seventh diode is connected with the source of the third P-type MOS transistor, the cathode of the seventh diode is connected with the drain of the third P-type MOS transistor, the anode of the eighth diode is connected with the source of the fourth P-type MOS transistor, and the cathode of the eighth diode is connected with the drain of the fourth P-type MOS transistor;
the first end of the second capacitor is connected with the negative electrode of the fifth diode, and the second end of the second capacitor is connected with the source electrode of the third P-type MOS tube;
the first end of the first variable capacitor is connected between the anode of the fifth diode and the drain of the third P-type MOS transistor, and the first end of the second variable capacitor is connected between the drain of the second P-type MOS transistor and the anode of the sixth diode.
4. The intelligent supply circuit of claim 2, wherein the third variable capacitance comprises: a ninth diode, a twelfth diode, an eleventh diode, a twelfth diode, a fifth P-type MOS tube, a sixth P-type MOS tube and a third capacitor;
the anode of the ninth diode is connected with the drain of the fifth P-type MOS transistor, the cathode of the ninth diode is connected with the cathode of the twelfth diode, the source of the fifth P-type MOS transistor is connected with the source of the second P-type MOS transistor, the drain of the second P-type MOS transistor is connected with the anode of the twelfth diode, the anode of the eleventh diode is connected with the source of the fifth P-type MOS transistor, the cathode of the eleventh diode is connected with the drain of the fifth P-type MOS transistor, the anode of the twelfth diode is connected with the source of the sixth P-type MOS transistor, and the cathode of the twelfth diode is connected with the drain of the sixth P-type MOS transistor;
a first end of the third capacitor is connected with a negative electrode of the ninth diode, and a second end of the third capacitor is connected with a source electrode of the fifth P-type MOS transistor;
the first end of the first variable capacitor is connected between the anode of the ninth diode and the drain of the fifth P-type MOS tube, and the first end of the second variable capacitor is connected between the drain of the second P-type MOS tube and the anode of the twelfth tube.
5. An intelligent power supply device, comprising: the intelligent power supply circuit of claims 1-4.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201921826860.5U CN211183450U (en) | 2019-10-28 | 2019-10-28 | Intelligent power supply circuit and equipment thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201921826860.5U CN211183450U (en) | 2019-10-28 | 2019-10-28 | Intelligent power supply circuit and equipment thereof |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN211183450U true CN211183450U (en) | 2020-08-04 |
Family
ID=71799182
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201921826860.5U Active CN211183450U (en) | 2019-10-28 | 2019-10-28 | Intelligent power supply circuit and equipment thereof |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN211183450U (en) |
-
2019
- 2019-10-28 CN CN201921826860.5U patent/CN211183450U/en active Active
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8760128B2 (en) | Three-phase boost-buck power factor correction converter | |
| EP2706653B1 (en) | Five-level power converter, controlling method and controlling device thereof | |
| CN102624266B (en) | Three-level inverter circuit | |
| CN100461601C (en) | A system and method for realizing the isolation of high frequency switch DC-DC conversion | |
| EP3553928B1 (en) | Snubber circuit and power conversion system using same | |
| EP3098953A2 (en) | Pre-charge circuit and photovoltaic inverter | |
| Fang | A novel Z-source dc-dc converter | |
| CN104935199A (en) | Inverting apparatus | |
| US10243455B2 (en) | Bidirectional DC-DC converter | |
| CN112865560B (en) | Multi-diode series back-to-back bridgeless three-level rectifier | |
| EP4164111A1 (en) | Inverter and inverter apparatus | |
| CN108141147B (en) | The five-electrical level inverter topological circuit of high voltage gain | |
| EP4391338A1 (en) | Dc/dc conversion circuit, dc/dc converter and power supply device | |
| CN111342693B (en) | Boost-buck photovoltaic grid-connected inverter | |
| TWI539736B (en) | Five-level converting device | |
| US20230299690A1 (en) | Neutral point clamped inverter and photovoltaic power supply system | |
| CN211183450U (en) | Intelligent power supply circuit and equipment thereof | |
| CN111327222A (en) | Current transformation circuit | |
| CN110676908A (en) | Intelligent power supply circuit, DSP processing method and system | |
| CN113364334B (en) | Double-parallel Buck-Boost inverter and control method thereof | |
| CN213461565U (en) | Novel five-level inverter | |
| CN113193768B (en) | Four-switch-tube series-type back-to-back three-level rectifier | |
| CN209767411U (en) | Current transformation circuit | |
| Floricau et al. | A new five-level rectifier based on parallel switching cells and stacked coupled inductors | |
| CN112104221B (en) | Power factor correction circuit and control device and control method thereof |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GR01 | Patent grant | ||
| GR01 | Patent grant |