CN210986049U - Precision DME logarithmic amplifier circuit - Google Patents

Precision DME logarithmic amplifier circuit Download PDF

Info

Publication number
CN210986049U
CN210986049U CN201922265210.4U CN201922265210U CN210986049U CN 210986049 U CN210986049 U CN 210986049U CN 201922265210 U CN201922265210 U CN 201922265210U CN 210986049 U CN210986049 U CN 210986049U
Authority
CN
China
Prior art keywords
circuit
logarithmic
amplifier
signal
bandwidth
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201922265210.4U
Other languages
Chinese (zh)
Inventor
徐敬舟
刘新强
尹长彬
陈明权
许剑波
潘国翠
朱金芳
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tianjin 764 Communication Navigation Technology Co.,Ltd.
Original Assignee
Tianjin 764 Communication and Navigation Technology Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tianjin 764 Communication and Navigation Technology Corp filed Critical Tianjin 764 Communication and Navigation Technology Corp
Priority to CN201922265210.4U priority Critical patent/CN210986049U/en
Application granted granted Critical
Publication of CN210986049U publication Critical patent/CN210986049U/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Amplifiers (AREA)

Abstract

本实用新型公开了一种精密DME对数中放电路。包括3.5MHz带宽中频滤波电路、0.5MHz带宽中频滤波电路、两个对数放大器、延时补偿电路和四个放大电路;63MHz中频输入信号经3.5MHz带宽中频滤波电路、第一对数放大器、0.5MHz带宽中频滤波电路、第二对数放大器输出Video信号,提供给半幅探测电路作为临波道抑制使用;视频信号经第一、第二放大电路输出精密对数信号,提供给精密信号处理电路处理;对数视频信号经第三放大电路放大后,与延时补偿输出的信号共同输出到第四放大电路,经放大后输出常规对数信号,提供给常规信号处理电路进行处理。本电路工作稳定,性能可靠,降低了噪声,提高了信噪比。

Figure 201922265210

The utility model discloses a precise DME logarithmic intermediate amplifier circuit. Including 3.5MHz bandwidth IF filter circuit, 0.5MHz bandwidth IF filter circuit, two logarithmic amplifiers, delay compensation circuit and four amplifier circuits; 63MHz IF input signal through 3.5MHz bandwidth IF filter circuit, first logarithmic amplifier, 0.5 The MHz bandwidth intermediate frequency filter circuit and the second logarithmic amplifier output the Video signal, which is provided to the half-amplitude detection circuit for use as adjacent channel suppression; the video signal outputs the precise logarithmic signal through the first and second amplifying circuits, and provides it to the precise signal processing circuit for processing ; After the logarithmic video signal is amplified by the third amplifying circuit, it is output to the fourth amplifying circuit together with the signal output by the delay compensation. The circuit works stably, has reliable performance, reduces noise, and improves signal-to-noise ratio.

Figure 201922265210

Description

精密DME对数中放电路Precision DME logarithmic amplifier circuit

技术领域technical field

本实用新型涉及地面导航技术,特别涉及一种精密DME对数中放电路,适用于精密DME地面设备。The utility model relates to ground navigation technology, in particular to a precision DME logarithmic intermediate amplifier circuit, which is suitable for precision DME ground equipment.

背景技术Background technique

以往的应用于精密DME的对数中放电路采用两级基带对数放大器,增益低、噪声大,满足不了精密DME地面设备高灵敏度、大动态范围的要求,如何解决这个问题就成为了本领域的技术人员所要研究和解决的课题。The previous logarithmic intermediate amplifier circuit used in precision DME uses two-stage baseband logarithmic amplifier, which has low gain and high noise, which cannot meet the requirements of high sensitivity and large dynamic range of precision DME ground equipment. How to solve this problem has become a problem in the field. The subject to be researched and solved by the technical personnel.

发明内容SUMMARY OF THE INVENTION

为了克服现有技术的不足,针对现有技术增益低、噪声大的问题,本实用新型提供一种精密DME对数中放电路。In order to overcome the deficiencies of the prior art, in view of the problems of low gain and high noise in the prior art, the utility model provides a precise DME logarithmic intermediate amplifier circuit.

本实用新型采取的技术方案是,一种精密DME对数中放电路,其特征在于:包括3.5MHz带宽中频滤波电路、0.5MHz带宽中频滤波电路、第一对数放大器、第二对数放大器、延时补偿电路、第一放大电路、第二放大电路、第三放大电路和第四放大电路,其中,3.5MHz带宽中频滤波电路与第一对数放大器、0.5MHz带宽中频滤波电路、第二对数放大器依次连接,第一对数放大器和第二对数放大器分别与第一放大电路、第三放大电路连接,同时第一放大电路、第三放大电路分别与第二放大电路、第四放大电路以及延时补偿电路连接。The technical scheme adopted by the utility model is a precision DME logarithmic intermediate amplifier circuit, which is characterized in that it comprises a 3.5MHz bandwidth intermediate frequency filter circuit, a 0.5MHz bandwidth intermediate frequency filter circuit, a first logarithmic amplifier, a second logarithmic amplifier, A delay compensation circuit, a first amplifier circuit, a second amplifier circuit, a third amplifier circuit and a fourth amplifier circuit, wherein the 3.5MHz bandwidth intermediate frequency filter circuit and the first logarithmic amplifier, the 0.5MHz bandwidth intermediate frequency filter circuit, the second pair The digital amplifiers are connected in sequence, the first logarithmic amplifier and the second logarithmic amplifier are respectively connected with the first amplifier circuit and the third amplifier circuit, while the first amplifier circuit and the third amplifier circuit are respectively connected with the second amplifier circuit and the fourth amplifier circuit. And the delay compensation circuit connection.

本实用新型的有益效果是:对数中放电路经试验,电路工作稳定,性能可靠,该电路增加了3.5MHz带宽滤波电路、0.5MHz带宽滤波电路,降低了噪声,提高了信噪比。The beneficial effects of the utility model are as follows: the logarithmic intermediate amplifier circuit has been tested, and the circuit works stably and has reliable performance. The circuit adds a 3.5MHz bandwidth filter circuit and a 0.5MHz bandwidth filter circuit, which reduces noise and improves the signal-to-noise ratio.

附图说明Description of drawings

图1是本实用新型电路连接框图。Fig. 1 is the circuit connection block diagram of the utility model.

具体实施方式Detailed ways

以下结合附图对本实用新型作进一步说明。The present utility model will be further described below in conjunction with the accompanying drawings.

如图1所示,本电路采用对数-限幅中频放大原理,采用两级基本对数放大器和四级放大电路进行放大,增加该电路的灵敏度和动态范围。电路包括3.5MHz带宽中频滤波电路、0.5MHz带宽中频滤波电路、第一对数放大器、第二对数放大器、延时补偿电路、第一放大电路、第二放大电路、第三放大电路和第四放大电路,其中,3.5MHz带宽中频滤波电路与第一对数放大器、0.5MHz带宽中频滤波电路、第二对数放大器依次连接,第一对数放大器和第二对数放大器分别与第一放大电路、第三放大电路连接,同时第一放大电路、第三放大电路分别与第二放大电路、第四放大电路以及延时补偿电路连接。As shown in Figure 1, this circuit adopts the principle of logarithmic-limiting intermediate frequency amplification, and uses two-stage basic logarithmic amplifier and four-stage amplifying circuit for amplification to increase the sensitivity and dynamic range of the circuit. The circuit includes a 3.5MHz bandwidth intermediate frequency filter circuit, a 0.5MHz bandwidth intermediate frequency filter circuit, a first logarithmic amplifier, a second logarithmic amplifier, a delay compensation circuit, a first amplifier circuit, a second amplifier circuit, a third amplifier circuit and a fourth amplifier circuit. Amplifying circuit, wherein the 3.5MHz bandwidth intermediate frequency filter circuit is connected with the first logarithmic amplifier, the 0.5MHz bandwidth intermediate frequency filter circuit, and the second logarithmic amplifier in sequence, and the first logarithmic amplifier and the second logarithmic amplifier are respectively connected with the first amplifying circuit. , the third amplifier circuit is connected, and the first amplifier circuit and the third amplifier circuit are respectively connected with the second amplifier circuit, the fourth amplifier circuit and the delay compensation circuit.

精密DME对数中放电路工作原理:63MHz中频输入信号进入3.5MHz带宽中频滤波电路,滤波以后进入第一对数放大器,同时输出射频信号和视频信号,视频信号经过第一放大电路放大后,一路经过第二放大电路放大后输出精密对数信号,提供给半幅探测单元精密信号处理电路处理,另一路进入延时补偿电路;第一对数放大器输出的射频信号进入0.5MHz带宽中频滤波电路,滤波后信号进入第二对数放大器进行放大,一路输出Video信号,提供给半幅探测电路作为临波道抑制使用,另一路输出的对数视频信号经第三放大电路放大后,与延时补偿输出的信号共同输出到第四放大电路,经放大后输出常规对数信号,提供给半幅探测单元常规信号处理电路进行处理。The working principle of the precision DME logarithmic amplifier circuit: the 63MHz intermediate frequency input signal enters the 3.5MHz bandwidth intermediate frequency filter circuit, and then enters the first logarithmic amplifier after filtering, and outputs the RF signal and the video signal at the same time. After the video signal is amplified by the first amplifier circuit, one channel After being amplified by the second amplifier circuit, the output precision logarithmic signal is provided to the precision signal processing circuit of the half-amplitude detection unit for processing, and the other channel enters the delay compensation circuit; the RF signal output by the first logarithmic amplifier enters the 0.5MHz bandwidth intermediate frequency filter circuit, which filters After the signal enters the second logarithmic amplifier for amplification, one channel outputs the Video signal, which is provided to the half-amplitude detection circuit for use as adjacent channel suppression. The signals are jointly output to the fourth amplifying circuit, and after being amplified, a conventional logarithmic signal is output, which is provided to the conventional signal processing circuit of the half-amplitude detection unit for processing.

该电路技术指标如下:The technical specifications of the circuit are as follows:

1、工作频率:63MHz。1. Operating frequency: 63MHz.

2、动态范围:-90dBm ~0dBm。2. Dynamic range: -90dBm ~0dBm.

3、RSSI线性度:±0.4dB。3. RSSI linearity: ±0.4dB.

4、电源电压:±15V、+5V。4. Power supply voltage: ±15V, +5V.

5、信噪比大于2。5. The signal-to-noise ratio is greater than 2.

6、工作温度范围:-40℃~+60℃。6. Operating temperature range: -40℃~+60℃.

Claims (1)

1.一种精密DME对数中放电路,其特征在于:包括3.5MHz带宽中频滤波电路、0.5MHz带宽中频滤波电路、第一对数放大器、第二对数放大器、延时补偿电路、第一放大电路、第二放大电路、第三放大电路和第四放大电路,其中,3.5MHz带宽中频滤波电路与第一对数放大器、0.5MHz带宽中频滤波电路、第二对数放大器依次连接,第一对数放大器和第二对数放大器分别与第一放大电路、第三放大电路连接,同时第一放大电路、第三放大电路分别与第二放大电路、第四放大电路以及延时补偿电路连接。1. a precision DME logarithmic intermediate amplifier circuit, it is characterized in that: comprise 3.5MHz bandwidth intermediate frequency filter circuit, 0.5MHz bandwidth intermediate frequency filter circuit, the first logarithmic amplifier, the second logarithmic amplifier, the delay compensation circuit, the first The amplifier circuit, the second amplifier circuit, the third amplifier circuit and the fourth amplifier circuit, wherein the 3.5MHz bandwidth intermediate frequency filter circuit is connected with the first logarithmic amplifier, the 0.5MHz bandwidth intermediate frequency filter circuit, and the second logarithmic amplifier in sequence, and the first The logarithmic amplifier and the second logarithmic amplifier are respectively connected with the first amplifying circuit and the third amplifying circuit, while the first amplifying circuit and the third amplifying circuit are respectively connected with the second amplifying circuit, the fourth amplifying circuit and the delay compensation circuit.
CN201922265210.4U 2019-12-17 2019-12-17 Precision DME logarithmic amplifier circuit Active CN210986049U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201922265210.4U CN210986049U (en) 2019-12-17 2019-12-17 Precision DME logarithmic amplifier circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201922265210.4U CN210986049U (en) 2019-12-17 2019-12-17 Precision DME logarithmic amplifier circuit

Publications (1)

Publication Number Publication Date
CN210986049U true CN210986049U (en) 2020-07-10

Family

ID=71438843

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201922265210.4U Active CN210986049U (en) 2019-12-17 2019-12-17 Precision DME logarithmic amplifier circuit

Country Status (1)

Country Link
CN (1) CN210986049U (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110932675A (en) * 2019-12-17 2020-03-27 天津七六四通信导航技术有限公司 Precision DME logarithmic middle-discharge circuit and implementation method

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110932675A (en) * 2019-12-17 2020-03-27 天津七六四通信导航技术有限公司 Precision DME logarithmic middle-discharge circuit and implementation method

Similar Documents

Publication Publication Date Title
CN105322898B (en) Preamplifier and signal pickup assembly
CN206756755U (en) A kind of stress wave signal conditioning device
CN114665832A (en) Capacitive coupling chopper modulation instrument amplifier
CN113193840B (en) High-linearity trans-impedance amplifier applied to silent surface filter receiver
CN210986049U (en) Precision DME logarithmic amplifier circuit
CN203071878U (en) Wideband direct-current amplifier based on voltage-controlled operational amplifier
CN106160730B (en) Small-signal receiving front-end and method of reseptance
CN204244188U (en) Signal amplification and detection circuit based on lock-in amplifier
CN103716024A (en) Combined negative group delay circuit
CN204089737U (en) Realize the high-precision amplifying structure of variable gain
CN101650420B (en) Intermediate frequency (IF) signal amplifier for navigation radar
CN204517764U (en) A kind of enlarge leadingly filter circuit for DIT
CN204376883U (en) A kind of miniaturized receiver circuit
CN204498075U (en) A kind of radio frequency automatic gain control circuit
CN103107780A (en) Chopping amplifier
CN204272029U (en) Two-way Wideband Intermediate Frequency assembly
CN110932675A (en) Precision DME logarithmic middle-discharge circuit and implementation method
CN207664957U (en) A kind of multistage highly-precise filtering circuit based on programmable filter LTC1063 and active filter
CN203572968U (en) GP2015-based GPS anti-jamming receiver radio-frequency front-end device
CN206077339U (en) high-gain low-noise amplifier
CN204556835U (en) A kind of logarithmic amplifying circuit being applied to Tacan uphole equipment receiver
CN100428625C (en) Cryogenic Low Noise Amplifier for RF Band
Ge et al. A low-noise, high-precision chopper instrument amplifier for EEG signal amplification
CN207490874U (en) A kind of low-frequency power amplifier
CN201976071U (en) Front-end amplifier of wireless communication receiver

Legal Events

Date Code Title Description
GR01 Patent grant
GR01 Patent grant
CP03 Change of name, title or address
CP03 Change of name, title or address

Address after: No. 15, Weisi Road, Microelectronics Industrial Zone, Binhai Economic and Technological Development Zone, Tianjin, 300000

Patentee after: Tianjin 764 Communication Navigation Technology Co.,Ltd.

Country or region after: China

Address before: No. 15 Weisi Road, Microelectronics Industrial Zone, Binhai New Area Economic and Technological Development Zone, Tianjin

Patentee before: TIANJIN 764 COMMUNICATION AIRMANSHIP Co.,Ltd.

Country or region before: China