CN210743941U - Laminated packaging structure - Google Patents

Laminated packaging structure Download PDF

Info

Publication number
CN210743941U
CN210743941U CN201921856326.9U CN201921856326U CN210743941U CN 210743941 U CN210743941 U CN 210743941U CN 201921856326 U CN201921856326 U CN 201921856326U CN 210743941 U CN210743941 U CN 210743941U
Authority
CN
China
Prior art keywords
chip
package
substrate
shielding layer
cavity
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201921856326.9U
Other languages
Chinese (zh)
Inventor
戴建业
王峥
徐鸿卓
刘伟
孙梦
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
BEIJING YANDONG MICROELECTRONIC CO LTD
Original Assignee
BEIJING YANDONG MICROELECTRONIC CO LTD
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by BEIJING YANDONG MICROELECTRONIC CO LTD filed Critical BEIJING YANDONG MICROELECTRONIC CO LTD
Priority to CN201921856326.9U priority Critical patent/CN210743941U/en
Application granted granted Critical
Publication of CN210743941U publication Critical patent/CN210743941U/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched

Abstract

The application discloses stacked packaging structure to solve the relatively poor problem of current stacked packaging structure electromagnetic shielding ability. The package on package structure includes: the plastic package comprises a substrate, a support piece fixed on the upper surface of the substrate and a plastic package shell covering the support piece; the support piece comprises a side plate and a partition plate, the side plate is vertically fixed on the upper surface of the base plate, and the partition plate is fixed in a columnar space defined by the side plate and divides the columnar space into a lower cavity corresponding to the base plate and an upper cavity opposite to the lower cavity; a first shielding layer is arranged on the inner surface of the side plate and the lower surface of the partition plate facing the lower cavity; a first chip is arranged in the lower cavity, and the first chip is electrically connected with the substrate; a second chip is arranged in the upper cavity and electrically connected with the substrate. The laminated packaging structure adopts the supporting piece with a special structure and is provided with the shielding layer, so that good electromagnetic shielding can be formed on the chip in the laminated packaging structure, and the stability and the reliability of the laminated packaging structure are improved.

Description

Laminated packaging structure
Technical Field
The utility model relates to an integrated circuit chip packaging technology field especially relates to a stack packaging structure.
Background
Package-on-Package (PoP) is also called a stack Package or a stack Package, and is a Package structure developed for ic (integrated circuit) Package of a mobile device and used for system integration, and is one of three-dimensional stacking technologies very popular in the industry at present. The PoP package is formed by stacking an upper package and a lower package, and the bottom package and the upper package and the bottom package and a motherboard (motherboard) are interconnected through a solder ball array. The bottom package of the package-on-package is typically a baseband element, or application processor, etc., while the top package may be a memory, etc.
As a novel high-integration packaging form, the stack package provides a possibility of freely selecting a device combination for a terminal user while improving a logic operation function and a storage space, and the production cost can be more effectively controlled, so that the stack package is widely applied to portable electronic products such as smart phones and digital cameras at present.
With the increasing demand of electronic products for single integrated circuit products, the single integrated circuit products are also expanding toward the fields of high frequency, multi-chip module, system integration, etc. The increasing development of new technologies also puts higher requirements on packaging technologies, and the existing PoP structure cannot well meet the future market demands, especially the problems of electromagnetic interference and the like between single packages in the existing stacked package are reflected, so that the existing PoP packaging structure and the packaging technology matched with the PoP packaging structure need to be improved to meet the future product development demands.
SUMMERY OF THE UTILITY MODEL
In view of the above, an object of the present invention is to provide a stacked package structure having good electromagnetic shielding capability.
In order to achieve the above object, the utility model provides a stack package structure, include: the plastic package comprises a substrate, a support piece fixed on the upper surface of the substrate and a plastic package shell covering the support piece; the support piece comprises a side plate and a partition plate, the side plate is vertically fixed on the upper surface of the base plate, and the partition plate is fixed in a columnar space defined by the side plate and divides the columnar space into a lower cavity corresponding to the base plate and an upper cavity opposite to the lower cavity; a first shielding layer is arranged on the inner surface of the side plate and the lower surface of the partition plate facing the lower cavity; a first chip is arranged in the lower cavity, and the first chip is electrically connected with the substrate; a second chip is arranged in the upper cavity and electrically connected with the substrate.
Further, the first shielding layer in the upper cavity is electrically connected with the first shielding layer in the lower cavity.
Furthermore, a shielding wire penetrates through the partition board and electrically connects the first shielding layer in the upper cavity with the first shielding layer in the lower cavity; or the partition plate is provided with a through hole, and the first shielding layer in the upper cavity is electrically connected with the first shielding layer in the lower cavity through the through hole.
Furthermore, a second shielding layer is arranged in the upper cavity, covers the second chip and is connected with the first shielding layer.
Furthermore, a metal wiring layer is arranged on the upper surface of the partition plate, and the second chip is inversely arranged on the metal wiring layer; a connecting wire is arranged in the side plate, one end of the connecting wire is electrically connected with the metal wiring layer, and the other end of the connecting wire is electrically connected with the substrate.
Furthermore, the second chip is connected with the metal wiring layer through a copper column, and the height of the upper cavity is larger than the sum of the thickness of the second chip and the height of the copper column.
Furthermore, a mounting groove is formed in the substrate, a heat conducting piece is arranged in the mounting groove, and the lower surface of the heat conducting piece is exposed from the lower surface of the substrate; one end of the side plate is inserted in the mounting groove and connected with the upper surface of the heat conducting piece.
Further, the height of the lower cavity is greater than the sum of the thickness of the first chip and the wire arc height of the metal wire.
Furthermore, the first chip is attached to the upper surface of the substrate, and the first chip is electrically connected with the substrate through a metal wire.
Furthermore, the partition plate is provided with a glue injection port and an exhaust port which are used for communicating the upper cavity with the lower cavity.
The utility model provides a stacked packaging structure, because the stacked packaging structure has a specially designed supporting piece, the supporting piece has an upper cavity and a lower cavity which respectively contain a chip; the electromagnetic shielding layers are arranged on the upper cavity and the lower cavity of the supporting piece, so that the electromagnetic shielding layers can respectively surround the chips, and the problem that the existing laminated packaging structure is insufficient in anti-electromagnetic interference capability is effectively solved. In addition, the support piece enables the manufacturing process to be simpler, and is beneficial to improving the consistency and stability of products.
Compare in traditional range upon range of packaging technology, the utility model provides a range upon range of packaging structure, its manufacturing process is succinct more reliable, and the performance and the reliability of product have also obtained further promotion moreover.
Drawings
The above and other objects, features and advantages of the present invention will become more apparent from the following description of the embodiments of the present invention with reference to the accompanying drawings. Moreover, for purposes of clarity, the various features of the drawings are not necessarily to scale.
Fig. 1 is a schematic structural diagram of a package on package structure according to an embodiment of the present invention;
fig. 2 is a schematic view of the supporting member according to the embodiment of the present invention provided with the connecting wire and the shielding wire;
fig. 3 is a schematic diagram of a support member according to an embodiment of the present invention for preparing a first shielding layer;
fig. 4 is a schematic view of a support member according to an embodiment of the present invention for preparing a metal wiring layer;
fig. 5 is a schematic view of a supporting member of the embodiment of the present invention for preparing a glue injection port and an exhaust port;
fig. 6 is a flow chart of a process for preparing a support member according to an embodiment of the present invention;
fig. 7 is a schematic diagram of the stacked package structure mounting the first chip according to the embodiment of the present invention;
fig. 8 is a schematic diagram of a stacked package structure provided with a support member according to an embodiment of the present invention;
fig. 9 is a schematic diagram of the stacked package structure glue-sealing the first chip according to an embodiment of the present invention;
fig. 10 is a schematic diagram of the stacked package structure mounting the second chip according to the embodiment of the present invention;
fig. 11 is a schematic diagram of the stacked package structure glue-sealing the second chip according to the embodiment of the present invention;
fig. 12 is a schematic diagram of the stacked package structure according to the embodiment of the present invention, provided with a second metal shielding layer;
fig. 13 is a schematic diagram of plastic package of the stacked package structure according to the embodiment of the present invention;
fig. 14 is a manufacturing flow chart of a package on package structure according to an embodiment of the present invention.
Description of reference numerals:
100-a substrate; 110-a first pad;
120-a second pad; 130-a thermally conductive member;
140-a third pad; 150-solder ball;
200-a first chip; 210-a first chip pad;
211-metal lines; 220-a filler;
300-a support; 301-side panels;
302-a separator; 310-shielded wires;
320-connecting lines; 330-a first shielding layer;
340-a second shielding layer; 350-a metal wiring layer;
351-support member pads; 360-glue injection port;
370-an exhaust port; 400-a second chip;
410-a second chip pad; 411-copper cylinder;
420-a filler; 500-plastic package casing.
Detailed Description
Various embodiments of the present invention will be described in more detail below with reference to the accompanying drawings. The present invention is not limited to these embodiments. In the following detailed description of the present invention, certain specific details are set forth in detail. It will be apparent to those skilled in the art that the present invention may be practiced without these specific details. Well-known methods, procedures, and procedures have not been described in detail so as not to obscure the present invention.
Fig. 1 is a schematic structural diagram of a package on package structure according to an embodiment of the present invention; FIGS. 2-5 are schematic views of the support member at various stages of processing; FIG. 6 is a flow chart of a process for preparing the support. As shown in fig. 1 to 6, the package on package structure includes a substrate 100, a first chip 200, a support 300, a second chip 400, and a plastic package case 500.
The substrate 100 is, for example, a Printed Circuit Board (PCB). The upper surface of the substrate 100 is provided with a first pad 110 for electrically connecting with the first chip 200; the lower surface of the substrate 100 is provided with a second pad 120, and the second pad 120 is electrically connected to an external circuit, for example, a solder ball 150 may be provided on the second pad 120, and the external circuit is electrically connected to the package on package structure by being connected to the solder ball 150.
The supporting member 300 includes a side plate 301 and a partition plate 302, the side plate 301 is vertically fixed on the upper surface of the base plate 100, and the side plate 301 defines a column-shaped space with an upper and lower opening, for example, the side plate 301 encloses a cylindrical or cubic space. The partition 302 is fixed in the column-shaped space, and the partition 302 is perpendicular to the side plate 301, thereby dividing the column-shaped space into a lower chamber and an upper chamber. Wherein the lower cavity and the substrate 100 together enclose a space for accommodating the first chip 200, and the upper cavity is for accommodating the second chip 400.
The first chip 200 is located in the lower cavity and electrically connected to the substrate 100. In the present embodiment, how to realize the electrical connection between the first chip 200 and the substrate 100 is not particularly limited, and an electrical connection method existing in the art may be adopted. Such as attaching the first chip 200 to the upper surface of the substrate 100,
the surface of the first chip 200 away from the substrate 100 has a first chip pad 210, and the first chip pad 210 is electrically connected to the first pad 110 on the substrate 100 through a metal wire 211.
It is understood that the sum of the thickness of the first chip 200 and the wire loop height of the metal wire 211 should not be greater than the height of the lower cavity to prevent the metal wire 211 from being damaged by collision when the support 300 is assembled with the substrate 100, which may cause the electrical connection between the first chip 200 and the substrate 100 to fail.
With further reference to fig. 1, a filler 220 is further disposed around the first chip 200, or the lower cavity is further filled with the filler 220. The filling body 220 may be formed by curing a molding compound filled in the lower cavity, wherein the molding compound may be a molding compound commonly used in the field of semiconductor packaging. The filler 220 may effectively protect the first chip 200 and even the metal lines 211.
The second chip 400 is fixed in the upper cavity, for example, can be attached to the upper surface of the partition 302, and is electrically connected to the substrate 100. The embodiment is not particularly limited as to how to realize the electrical connection between the second chip 400 and the substrate 100, and in a preferred embodiment, the metal wiring layer 350 is formed on the upper surface of the partition 302; a connection line 320 is disposed in the side plate 301, one end of the connection line 320 is electrically connected to the metal wiring layer 350, and the other end of the connection line 320 is electrically connected to the substrate 100, for example, to the third pad 140 on the substrate 100. The second chip 400 is flip-chip mounted on the metal wiring layer 350, that is, the second chip 400 is electrically connected to the substrate 100 through the metal wiring layer 350 and the connection wires 320, the third pads 140 are connected to a portion of the second pads 120 on the lower surface of the substrate 100 through, for example, wires in the substrate 100, and the external circuit can be electrically connected to the second chip 400 through electrical connection with the corresponding second pads 120.
Specifically, the front surface of the second chip 400 has a second chip pad 410, a support pad 351 is disposed on the metal wiring layer 350, and the second chip pad 410 may be electrically connected to the support pad 351 through a copper pillar 411 or other structures, so as to achieve electrical connection between the second chip 400 and the substrate 100.
With further reference to fig. 1, a filler 420 is also disposed around the second chip 400, i.e., the upper cavity is also filled with the filler 420. Specifically, the upper cavity may be filled with a molding compound and cured, thereby forming the filling body 420. The filler 420 can effectively protect the second chip 400, the second chip pad 410, the support pad 351, the copper pillar 411, the metal wiring layer 350, and the like.
The plastic package housing 500 covers the entire support member 300 and is connected to the upper surface of the substrate 100 for protecting the structures therein.
With further reference to fig. 1, a first shielding layer 330 is formed on the lower surface of the partition plate 302 and the inner surface of the side plate 301. The first shielding layer 330 is disposed around the first chip 200 and the second chip 400, which can solve the electromagnetic interference problem existing in the existing package-on-package structure.
The material of the first shielding layer 330 is not particularly limited in this embodiment, and a conventional Electromagnetic shielding material, such as a conductive adhesive, a conductive paint, etc., may be used to provide Electromagnetic Interference (EMI) shielding. Of course, other suitable electromagnetic shielding materials may be selected. The forming process of the first shielding layer 330 is not limited in this embodiment, and an adaptive processing process may be adopted according to the selected electromagnetic shielding material, the material of the supporting member 300, and other factors.
Further, the first shielding layer 330 in the upper cavity and the first shielding layer 330 in the lower cavity can be electrically connected, so that the electromagnetic interference problem existing in the current package on package structure can be better solved.
In an alternative embodiment, referring to fig. 1 to 5, a shielding wire 310 may be inserted into the partition 302, and one end of the shielding wire 310 is electrically connected to the first shielding layer 330 in the upper cavity, and the other end of the shielding wire 310 is electrically connected to the first shielding layer 330 in the lower cavity, so as to achieve the electrical connection between the two first shielding layers 330. The shielding wire 310 may be made of metal, such as gold wire, copper wire, etc.
Specifically, a plurality of connection holes penetrating through the partition plate 302 may be formed in the partition plate 302, for example, a plurality of connection holes penetrating through the partition plate 302 may be formed at a connection position with the side plate 301, and the shielding wire 310 may pass through the connection holes; of course, a connection hole may be formed in another position of the partition 302 to pass through the shield wire 310. The first shielding layers 330 of the upper and lower cavities are electrically connected through the shielding wire 310, so that the problem of electromagnetic interference existing in the current package on package structure can be better solved.
In another alternative embodiment, a through hole (not shown) may be formed in the partition 302, and the through hole may be particularly formed at the connection position of the partition 302 and the side plate 301, and the electromagnetic interference problem existing in the current stacked package structure can be solved by electrically connecting the first shielding layers 330 in the upper and lower cavities through the through hole.
Furthermore, a second shielding layer 340 may be further disposed in the upper cavity, and the second shielding layer 340 covers the second chip 400 and is connected to the first shielding layer 330. Specifically, the second shielding layer 340 covers the second chip 400 and the filling body 420, and the edge of the second shielding layer 340 is connected to the first shielding layer 330, that is, the second shielding layer 340 and the first shielding layer 330 in the upper cavity together enclose a column-shaped space opened toward the partition 302, and the second chip 400 is located in the column-shaped space, so that the second chip 400 can be further effectively protected, and electromagnetic interference is further reduced.
As described above, the side plate 301 of the supporter 300 is vertically fixed to the upper surface of the base plate 100. Specifically, a mounting groove (not shown) may be provided on the substrate 100, and one end of the side plate 301 is inserted into the mounting groove, so that the side plate 301 and the substrate 100 are positioned and connected.
Further, a heat conductive member 130 is further provided in the mounting groove, a lower surface of the heat conductive member 130 is exposed from a lower surface of the substrate 100, and an upper surface of the heat conductive member 130 is connected to the side plate 301. Thus, when the first chip 200 and the second chip 400 work, the generated heat can be transferred to the heat conducting member 130 through the supporting member 300 and then quickly led out by the heat conducting member 130, thereby avoiding the influence of the over-high temperature on the normal work of the first chip 200 and the second chip 400.
In this embodiment, the material of the heat conducting member 130 is not particularly limited, and a common metal heat conducting material may be adopted, and may be selected according to the actual heat generation condition of the chip, including but not limited to copper.
Specifically, the heat conductive member 130 may be a metal pillar, such as a copper pillar. The lower surface of the metal pillar is exposed from the lower surface of the substrate 100, and the upper surface of the metal pillar is connected to the side plate 301. For example, the metal posts may contact with the side plates to be connected, or the metal posts may be connected to the side plates 301 in an embedded manner, so as to increase the contact area between the metal posts and the side plates 301, and further improve the heat dissipation efficiency.
Of course, the heat conducting member 130 is not limited to the metal pillar, and other possible structures may be adopted as long as the heat can be quickly conducted out, such as the metal member is bent inside the substrate 100 and then exposed from the lower surface of the substrate 100.
Referring to fig. 2 to fig. 6 in combination with fig. 1, a manufacturing process of the support 300 of the package on package structure provided in the present embodiment may specifically include the following steps:
s01, forming a first shielding layer 330 on the support 300;
referring to fig. 2 and 3, the supporting member 300 includes a side plate 301 disposed longitudinally and a partition plate 302 disposed transversely, wherein a space enclosed by the side plate 301 is a column-shaped space, such as a rectangular parallelepiped or a cylinder with an upper opening and a lower opening; the partition 302 is perpendicular to the side plate 301 and divides the column space into two parts, i.e., an upper chamber and a lower chamber, and the longitudinal section of the whole support 300 is H-shaped.
It will be appreciated that the support 300 should have sufficient rigidity to provide support to the package-on-package structure as a whole; also, the supporter 300 should be made of an insulating material. In addition, the material of the supporting member 300 should ensure the feasibility of the manufacturing process. In the embodiment of the present invention, the material of the supporting member 300 is, for example, silicon dioxide, silicon or silicon nitride.
Specifically, the height of the side plate 301, the position of the partition plate 302, the size of the upper chamber and the lower chamber, and the like can be designed accordingly according to actual conditions. The height of the upper cavity of the support 300 can be designed according to the thickness of the second chip 400 and the height of the copper pillar 411, and the height of the upper cavity is slightly greater than the sum of the thickness of the second chip 400 and the height of the copper pillar 411. The height of the lower cavity of the support 300 can be designed according to the thickness of the first chip 200 and the height of the wire loop of the metal wire 211, and is generally controlled to be 1.1 times of the sum of the height of the wire loop of the metal wire 211, the height of the adhesive for mounting the first chip 200 and the thickness of the first chip 200, and the error is controlled within a range of ± 20 μm.
Holes are respectively punched on the side plate 301 and the partition plate 302 by adopting processes such as laser or etching, wherein the holes formed on the side plate 301 are used for penetrating the connecting wires 320, and the depth of the holes is equivalent to the height of the partition plate 302. A hole is formed in the partition 302 for passing the shield wire 310 therethrough. Of course, the vias may also be formed by metal deposition in holes formed through the spacer 302.
The first shielding layer 330 is formed on the upper and lower cavities of the support 300 by metal sputtering or metal paste coating. The first shielding layer 330 covers the lower surface of the partition 302 and the inner surface of the side plate 301, and the first shielding layers 330 in the upper and lower cavities can be electrically connected through the shielding wire 310 or a via hole formed on the partition 302.
By forming the first shielding layer 330, it is possible to prevent the chips in the upper and lower chambers from being subjected to external electromagnetic interference and to prevent electromagnetic interference from occurring between the chips in the upper and lower chambers; by electrically connecting the first shielding layers 330 in the two cavities, the chip can be further protected from electromagnetic interference.
S02, forming a metal wiring layer 350 and support pads 351 on the upper surface of the spacer 302;
referring to fig. 4, the spacer 302 is grooved using an etching process or the like, and then metal is deposited in the groove using a metal deposition technique or the like to form a metal wiring layer 350, and the metal wiring layer 350 is electrically connected to the connection line 320. Alternatively, other means may be used to form the metal wiring layer 350 on the upper surface of the spacer 302. Subsequently, a support pad 351 is formed on the metal wiring layer 350, and finally an insulating protective layer is coated on the surface of the metal wiring layer 350 that has been laid.
S03, forming a glue injection port 360 and an exhaust port 370 on the partition plate 302;
referring to fig. 5, a hole is formed in the partition 302 to form a plurality of through holes for communicating the upper chamber and the lower chamber, and the through holes are used for injecting glue or exhausting gas. The through-holes do not damage the metal wiring layer 350. For example, in fig. 5, the through hole on the left side is used as the glue injection opening 360, and the through hole on the right side is used as the air exhaust opening 370, so as to facilitate the injection of the molding compound into the lower cavity in the actual packaging process.
Specifically, after the supporting member 300 is connected to the substrate 100, the molding compound is injected into the lower cavity of the supporting member 300 through the compound injection opening 360, and simultaneously, the gas in the lower cavity is exhausted from the exhaust opening 370. The encapsulant 220 is formed after curing.
Fig. 7 to 13 show schematic diagrams of various stages of manufacturing of the package on package structure according to an embodiment of the present invention, and fig. 14 shows a manufacturing flow chart of the package on package structure according to an embodiment of the present invention. As shown in fig. 7 to 14, the specific process of manufacturing the package on package structure further provided by the present embodiment includes:
s1, attaching the first chip 200 to the upper surface of the substrate 100;
as shown in fig. 7, the substrate 100 is, for example, a PCB, the upper surface of which is provided with a first pad 110 for electrically connecting with the first chip 200, and the lower surface of which is provided with a second pad 120, the first pad 110 is electrically connected with a portion of the second pad 120 (not shown), and the second pad 120 is provided with a solder ball 150, so that the package-on-package structure can be electrically connected with an external circuit.
Further, a mounting groove corresponding to the support 300 is also provided on the base plate 100, and the mounting groove facilitates the positioning and mounting of the support 300.
Further, a heat conductive member 130 is provided in the mounting groove. The upper surface of the heat-conducting member 130 is used to be connected to the side plate 301 of the supporting member 300, and the lower surface of the heat-conducting member 130 is exposed from the lower surface of the base plate 100, so that heat from the supporting member 300 can be rapidly dissipated. Furthermore, solder balls 150 may be disposed on the lower surface of the heat conducting member 130 for heat conduction.
A third bonding pad 140 may be further disposed in the mounting groove, and the third bonding pad 140 is used to be connected to a connection line 320 in the support 300, so that an external circuit substrate may be electrically connected to the second chip 400 by being connected to the corresponding (connected to the third bonding pad 140) second bonding pad 120.
The first chip 200 is mounted on the substrate 100, and has a first chip pad 210 on an upper surface thereof, and the first chip pad 210 is electrically connected to the first pad 110 of the substrate 100 through a metal wire 211.
S2, mounting the supporter 300 on the upper surface of the substrate 100;
as shown in fig. 8, the support member 300 is mounted in the mounting groove on the base plate 100, and the side plate 301 is in contact with the heat conductive member 130 in the mounting groove; the connection line 320 is connected to the third pad 140, so that the metal wiring layer 350 in the cavity on the support 300 is electrically connected to the substrate 100.
S3, sealing the lower cavity of the supporting member 300 with glue to form a filling body 220 filled in the lower cavity;
as shown in fig. 9, the left solid line arrow represents, for example, the injection direction of the molding compound, and the right dotted line arrow represents, for example, the discharge direction of the gas in the lower chamber. The plastic package material is injected into the lower cavity from the injection port 360 at the left side, and along with the injection of the plastic package material, the gas in the lower cavity is exhausted from the exhaust port 370 at the right side, and after the injection is completed, the plastic package material is cured to form the filler 220.
Further, after the plastic package material is cured, a metal layer or a metal member connected to the first shielding layer 330 may be disposed at the positions of the glue injection opening 360 and the air exhaust opening 370 to fill up the omission of the first shielding layer 330.
S4, attaching a second chip 400 on the upper surface of the partition plate 302 of the support 300;
the present embodiment is not particularly limited to how the second chip 400 is mounted in the cavity of the support 300, and a conventional process in the art may be used. As shown in fig. 10, the second chip 400 is, for example, a flip chip, the front surface of the second chip 400 has a second chip pad 410, and the second chip pad 410 is electrically connected to the support pad 351 on the upper surface of the partition 302 through the copper pillar 411, so that the second chip 400 can be electrically connected to the substrate 100 through the copper pillar 411, the support pad 351, the metal wiring layer 350 and the connection line 320 in sequence.
S5, sealing the upper cavity of the support 300 by glue, and forming a filling body 420 filled in the upper cavity of the support 300;
as shown in fig. 11, after injecting the molding compound into the cavity of the support 300, the molding compound is cured to form the filling body 420. The height of the filling body 420 is preferably slightly lower than the height of the upper cavity, and preferably not greater than the sum of the thickness of the second chip 400 and the height of the copper pillar 411.
S6, forming a second shielding layer 340 on the surface of the second chip 400 facing away from the partition 402 and the filling body 420 in the cavity on the support 300;
as shown in fig. 12, the second chip 400 is a flip chip, and the second shielding layer 340 is formed on the upper surface of the filling body 420 and the back surface of the second chip 400, such that the second shielding layer 340 is connected to the first shielding layer 330 in the upper cavity. The first shielding layer 330 and the second shielding layer 340 work together to further improve the electromagnetic shielding capability of the package on package structure.
In this embodiment, the material used for the second shielding layer 340 is not particularly limited, and a conventional electromagnetic shielding material may be used, for example, the same material as that used for the first shielding layer 330. Accordingly, the second shielding layer 340 may be formed in a manner selected according to the electromagnetic shielding material used.
S7, forming a plastic package shell 500 covering the support piece 300;
as shown in fig. 13, a molding compound may be coated on the outer periphery of the support 300 and cured to form a molding housing 500, so as to enhance the stability and reliability of the stacked package structure.
Specifically, the plastic package housing 500 has a U-shaped longitudinal cross section and an opening facing the substrate 100. The plastic package case 500 covers the outer circumference of the entire support 300 and the second shielding layer 340, and the plastic package case 500 is connected to the upper surface of the substrate 100.
To sum up, the embodiment of the utility model provides a stack package structure because this stack package structure has support piece, can set up the shielding layer in advance at support piece's epicoele and cavity of resorption, makes the shielding layer can encircle the first chip that is arranged in the cavity of resorption and the second chip that is arranged in the epicoele respectively. Therefore, the structures in the upper cavity and the lower cavity of the support member have better electromagnetic interference resistance.
In addition, the heat conducting piece connected with the supporting piece is arranged in the substrate, so that the heat dissipation capacity of the stacked packaging structure is enhanced, the manufacturing process of the stacked packaging structure is simpler by the supporting piece, and the consistency and the stability of a product are improved.
Furthermore, the manufacturing process of the laminated packaging structure is simple and stable, has high reliability, is easy to realize and use in batch production, and ensures that the laminated packaging structure has high practicability.
It should be noted that, in the description of the present invention, the terms "first" and "second" are only used for convenience in describing different components, assemblies or chips, and are not to be construed as indicating or implying a sequential relationship, relative importance or implicitly indicating the number of technical features indicated.
The above description is only a preferred embodiment of the present invention and is not intended to limit the present invention, and various modifications and changes may be made by those skilled in the art. Any modification, equivalent replacement, or improvement made within the spirit and principle of the present invention should be included within the protection scope of the present invention.

Claims (10)

1. A package on package structure, comprising: the plastic package comprises a substrate, a support piece fixed on the upper surface of the substrate and a plastic package shell covering the support piece;
the support piece comprises a side plate and a partition plate, the side plate is vertically fixed on the upper surface of the base plate, and the partition plate is fixed in a columnar space defined by the side plate and divides the columnar space into a lower cavity corresponding to the base plate and an upper cavity opposite to the lower cavity; a first shielding layer is arranged on the inner surface of the side plate and the lower surface of the partition plate facing the lower cavity;
a first chip is arranged in the lower cavity, and the first chip is electrically connected with the substrate; and a second chip is arranged in the upper cavity and is electrically connected with the substrate.
2. The package on package structure of claim 1, wherein the first shielding layer in the upper cavity is electrically connected to the first shielding layer in the lower cavity.
3. The package on package structure of claim 2, wherein a shielding wire penetrates through the partition, and the shielding wire electrically connects the first shielding layer in the upper cavity and the first shielding layer in the lower cavity;
or, the partition plate is provided with a via hole, and the first shielding layer in the upper cavity is electrically connected with the first shielding layer in the lower cavity through the via hole.
4. The package on package structure of any one of claims 1 to 3, wherein a second shielding layer is further disposed in the upper cavity, and the second shielding layer covers the second chip and is connected to the first shielding layer.
5. The package on package structure of any one of claims 1 to 3, wherein a metal wiring layer is provided on an upper surface of the spacer, and the second chip is flip-chip mounted on the metal wiring layer;
the side plate is internally provided with a connecting wire, one end of the connecting wire is electrically connected with the metal wiring layer, and the other end of the connecting wire is electrically connected with the substrate.
6. The package on package structure of claim 5, wherein the second chip is connected to the metal wiring layer by a copper pillar, and a height of the upper cavity is greater than a sum of a thickness of the second chip and a height of the copper pillar.
7. The package on package structure according to any one of claims 1 to 3, wherein the substrate is provided with a mounting groove, a heat conducting member is provided in the mounting groove, and a lower surface of the heat conducting member is exposed from a lower surface of the substrate; one end of the side plate is inserted into the mounting groove and connected with the upper surface of the heat conducting piece.
8. The package on package structure of any one of claims 1 to 3, wherein the first chip is attached to the upper surface of the substrate, and the first chip is electrically connected to the substrate through a metal wire.
9. The package on package structure of claim 8, wherein the lower cavity has a height greater than a sum of a thickness of the first chip and a wire loop height of the metal line.
10. The package on package structure of claim 1, wherein the partition has a glue injection hole and an air exhaust hole for communicating the upper cavity and the lower cavity.
CN201921856326.9U 2019-10-31 2019-10-31 Laminated packaging structure Active CN210743941U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201921856326.9U CN210743941U (en) 2019-10-31 2019-10-31 Laminated packaging structure

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201921856326.9U CN210743941U (en) 2019-10-31 2019-10-31 Laminated packaging structure

Publications (1)

Publication Number Publication Date
CN210743941U true CN210743941U (en) 2020-06-12

Family

ID=71011286

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201921856326.9U Active CN210743941U (en) 2019-10-31 2019-10-31 Laminated packaging structure

Country Status (1)

Country Link
CN (1) CN210743941U (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111863715A (en) * 2020-07-28 2020-10-30 南通通富微电子有限公司 Chip interconnection method

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111863715A (en) * 2020-07-28 2020-10-30 南通通富微电子有限公司 Chip interconnection method

Similar Documents

Publication Publication Date Title
US8299595B2 (en) Integrated circuit package system with package stacking and method of manufacture thereof
CN110808240A (en) Package-on-package structure and method for manufacturing the same
JP4768012B2 (en) Layered structure of integrated circuits on other integrated circuits
US6492726B1 (en) Chip scale packaging with multi-layer flip chip arrangement and ball grid array interconnection
US11171128B2 (en) Semiconductor package
US9706661B2 (en) Electronic device module and manufacturing method thereof
CN103688353B (en) Microelectronic component, stacked die packages and the calculating system comprising stacked die packages, the method in the multichannel communication path manufactured in stacked die packages and the method for the telecommunication between realizing the parts of stacked die packages
EP3170201B1 (en) Stacked semiconductor die assemblies with high efficiency thermal paths
JP2017520933A (en) Stacked semiconductor die assembly and associated system having high efficiency thermal path
JP6550140B2 (en) Semiconductor device assembly with underfill receiving cavity
US8441120B1 (en) Heat spreader package
KR20100108296A (en) Integrated circuit packaging system with package stacking and method of manufacture thereof
KR20050077866A (en) Semiconductor package with heat-dissipating structure and method for fabricating the same
US8241955B2 (en) Integrated circuit packaging system with mountable inward and outward interconnects and method of manufacture thereof
KR20200033986A (en) Integrated semiconductor assembly and manufacturing method thereof
KR101562314B1 (en) Integrated circuit package system with package integration
CN112234048B (en) Electromagnetic shielding module packaging structure and electromagnetic shielding module packaging method
US20130329374A1 (en) Pre-molded Cavity 3D Packaging Module with Layout
CN103227164A (en) Semiconductor package structure and manufacturing method thereof
CN210743941U (en) Laminated packaging structure
CN110875278A (en) Semiconductor package
CN111564436B (en) Fan-out type packaging structure and packaging method
WO2022022314A1 (en) Packaging module and packaging method therefor, and electronic device
CN108962762B (en) Single double metal plate packaging structure and packaging method thereof
KR101514525B1 (en) Semiconductor package and method of maunfacturing the same

Legal Events

Date Code Title Description
GR01 Patent grant
GR01 Patent grant