CN210609211U - Digital signal transmission circuit with bus idle state at high level - Google Patents

Digital signal transmission circuit with bus idle state at high level Download PDF

Info

Publication number
CN210609211U
CN210609211U CN201921626263.8U CN201921626263U CN210609211U CN 210609211 U CN210609211 U CN 210609211U CN 201921626263 U CN201921626263 U CN 201921626263U CN 210609211 U CN210609211 U CN 210609211U
Authority
CN
China
Prior art keywords
resistance
bus
utmost point
high level
idle state
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201921626263.8U
Other languages
Chinese (zh)
Inventor
张靖竟
鄂凌松
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Golden Scorpion Co ltd
Original Assignee
Golden Scorpion Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Golden Scorpion Co ltd filed Critical Golden Scorpion Co ltd
Priority to CN201921626263.8U priority Critical patent/CN210609211U/en
Application granted granted Critical
Publication of CN210609211U publication Critical patent/CN210609211U/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Dc Digital Transmission (AREA)

Abstract

The utility model discloses a BUS idle state is in digital signal transmission circuit of high level, including the rectifier bridge, two alternating current input ends of rectifier bridge are connected with BUS BUS1 and BUS BUS2 respectively, the anodal output of rectifier bridge is connected with the C utmost point of optoelectronic coupler U3 receiving terminal and triode Q1's C utmost point, triode Q1's E utmost point is connected with resistance RA 5's one end, resistance RA 5's the other end be connected with resistance RA 2's one end with the E utmost point of optoelectronic coupler U3 receiving terminal, resistance RA 2's the other end is connected triode Q1's B utmost point, the positive pole of optoelectronic coupler U3 transmitting terminal is connected with resistance RA 1's one end, the TX end is connected to resistance RA 1's the other end, the negative pole ground connection of optoelectronic coupler U3 transmitting terminal. The utility model discloses a circuit makes bus idle state be in the high level, the state of the real-time supervision bus of being convenient for.

Description

Digital signal transmission circuit with bus idle state at high level
Technical Field
The utility model relates to a circuit field particularly, relates to a bus idle state is in digital signal transmission circuit of high level.
Background
In a general digital signal transmission circuit, a bus is in a low level state when the bus is idle, but sometimes, when a circuit fails, the bus is also in an idle state, and a large influence may be caused once the bus is found out to be not timely.
An effective solution to the problems in the related art has not been proposed yet.
SUMMERY OF THE UTILITY MODEL
To the above-mentioned technical problem among the correlation technique, the utility model provides a bus idle state is in the digital signal transmission circuit of high level, can solve above-mentioned problem.
In order to achieve the technical purpose, the technical scheme of the utility model is realized as follows:
the utility model provides a BUS idle state is in digital signal transmission circuit of high level, includes the rectifier bridge, two interchange input ends of rectifier bridge are connected with BUS BUS1 and BUS BUS2 respectively, the anodal output end of rectifier bridge is connected with the C utmost point of optoelectronic coupler U3 receiving terminal and triode Q1's C utmost point, triode Q1's E utmost point is connected with the one end of resistance RA5, the other end of resistance RA5 is connected with the one end of resistance RA2 and the E utmost point of optoelectronic coupler U3 receiving terminal, the other end of resistance RA2 is connected the B utmost point of triode Q1, the positive pole of optoelectronic coupler U3 transmitting terminal is connected with the one end of resistance RA1, the other end of resistance RA1 connects the TX terminal, the negative pole ground connection of optoelectronic coupler U3 transmitting terminal.
Further, the E pole of the transistor Q1 is connected to the signal ground.
Further, the resistance of the resistor RA1 is 330 ohms.
The utility model has the advantages that: the utility model discloses a circuit makes bus idle state be in the high level, the state of the real-time supervision bus of being convenient for.
Drawings
In order to more clearly illustrate the embodiments of the present invention or the technical solutions in the prior art, the drawings required to be used in the embodiments will be briefly described below, and it is obvious that the drawings in the following description are only some embodiments of the present invention, and for those skilled in the art, other drawings can be obtained according to these drawings without creative efforts.
Fig. 1 is a circuit diagram of a digital signal transmission circuit in which a bus idle state is at a high level.
Detailed Description
The technical solutions in the embodiments of the present invention will be described clearly and completely with reference to the accompanying drawings in the embodiments of the present invention, and it is obvious that the described embodiments are only some embodiments of the present invention, not all embodiments. Based on the embodiments in the present invention, all other embodiments obtained by a person skilled in the art all belong to the protection scope of the present invention.
As shown in fig. 1, according to the embodiment of the present invention, a digital signal transmission circuit with a BUS idle state at a high level includes a rectifier bridge, two ac input ends of the rectifier bridge are respectively connected with a BUS1 and a BUS2, an anode output end of the rectifier bridge is connected with a C electrode of a receiving end of a photoelectric coupler U3 and a C electrode of a triode Q1, an E electrode of the triode Q1 is connected with one end of a resistor RA5, the other end of the resistor RA5 is connected with one end of a resistor RA2 and an E electrode of a receiving end of the photoelectric coupler U3, the other end of the resistor RA2 is connected with a B electrode of the triode Q1, an anode of a transmitting end of the photoelectric coupler U3 is connected with one end of the resistor RA1, the other end of the resistor RA1 is connected with a TX end, and a cathode of the transmitting end of the photoelectric coupler U3 is grounded.
In one embodiment of the present invention, the E pole of the transistor Q1 is connected to signal ground.
In a specific embodiment of the present invention, the resistance RA1 has a resistance of 330 ohms.
For the convenience of understanding the above technical solutions of the present invention, the above technical solutions of the present invention are explained in detail through specific use modes below.
When the digital signal transmission circuit is used specifically, according to the utility model discloses a bus idle state is in high level, and the bus is in high level for a long time when idle, then when the TX position has the signal to pass through, the photoelectric coupler U3 works when the TX position is high level, triode Q1 works this moment, leads to bus signal to draw down; when the TX position is low, the photo-electric coupler U3 does not work, and the bus is still high, so that the bus generates high-low level changes to transmit signals.
The above description is only a preferred embodiment of the present invention, and should not be taken as limiting the invention, and any modifications, equivalent replacements, improvements, etc. made within the spirit and principle of the present invention should be included in the protection scope of the present invention.

Claims (3)

1. The utility model provides a BUS idle state is in digital signal transmission circuit of high level, includes the rectifier bridge, its characterized in that, two ac input end of rectifier bridge are connected with BUS BUS1 and BUS BUS2 respectively, the positive output end of rectifier bridge is connected with the C utmost point of photoelectric coupler U3 receiving terminal and triode Q1's C utmost point, triode Q1's E utmost point is connected with the one end of resistance RA5, the other end of resistance RA5 is connected with the one end of resistance RA2 and the E utmost point of photoelectric coupler U3 receiving terminal, the other end of resistance RA2 is connected the B utmost point of triode Q1, the positive pole of photoelectric coupler U3 transmitting terminal is connected with the one end of resistance RA1, the other end of resistance RA1 connects the TX terminal, the negative pole ground connection of photoelectric coupler U3 transmitting terminal.
2. The digital signal transmission circuit of claim 1, wherein the bus idle state is at a high level, and wherein: the E-pole of the transistor Q1 is connected to signal ground.
3. The digital signal transmission circuit of claim 1, wherein the bus idle state is at a high level, and wherein: the resistance of the resistor RA1 is 330 ohms.
CN201921626263.8U 2019-09-27 2019-09-27 Digital signal transmission circuit with bus idle state at high level Active CN210609211U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201921626263.8U CN210609211U (en) 2019-09-27 2019-09-27 Digital signal transmission circuit with bus idle state at high level

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201921626263.8U CN210609211U (en) 2019-09-27 2019-09-27 Digital signal transmission circuit with bus idle state at high level

Publications (1)

Publication Number Publication Date
CN210609211U true CN210609211U (en) 2020-05-22

Family

ID=70697362

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201921626263.8U Active CN210609211U (en) 2019-09-27 2019-09-27 Digital signal transmission circuit with bus idle state at high level

Country Status (1)

Country Link
CN (1) CN210609211U (en)

Similar Documents

Publication Publication Date Title
CN104596049B (en) Current loop communication circuit and air-conditioner
CN202979095U (en) Two-bus type fire-fighting telephone system
CN202475247U (en) M-Bus (Meter-Bus) slave station circuit
CN102185805B (en) M-BUS (Meter-Bus) driving circuit
CN105203163A (en) Temperature and humidity data monitoring system based on Internet of Things
CN204478392U (en) Current loop communication circuit and air-conditioner
CN105182447A (en) Photoelectric correlation sensor detection system and method
CN210609211U (en) Digital signal transmission circuit with bus idle state at high level
CN103297032A (en) Anti-backflow circuit of multiplex interface
CN207601191U (en) A kind of relay protection outlet pulse-detecting circuit
CN105067884A (en) Three-phase alternating-current supply phase detection circuit
CN203492004U (en) Photoelectric isolation protection circuit of RS485 bus
CN204666760U (en) Residual current transformer failure detector circuit
CN209488551U (en) A kind of signal input circuit of NPN signal and PNP signal compatibility
CN207559200U (en) A kind of USB switching switches
CN210954199U (en) Universal detection circuit for digital input signals and frequency converter
CN205249220U (en) Power line carrier signals transmitting circuit
CN211979537U (en) NMOS-based low-power-consumption redundant current-sharing circuit
CN205192546U (en) Flow monitor
CN218497369U (en) RS485 communication interface circuit of broadcast television equipment
CN203596924U (en) Network adaptor used for mobile communication
CN204791119U (en) Anti -interference photoelectric counter circuit
CN210609117U (en) Anti-interference circuit for digital signal transmission
CN104375966A (en) Isolation control device and isolation control method for processor interface
CN211981736U (en) PMOS-based low-power-consumption redundant current-sharing circuit

Legal Events

Date Code Title Description
GR01 Patent grant
GR01 Patent grant