CN210605696U - Circuit for realizing OTG function by USB Type-A interface - Google Patents
Circuit for realizing OTG function by USB Type-A interface Download PDFInfo
- Publication number
- CN210605696U CN210605696U CN201922025279.XU CN201922025279U CN210605696U CN 210605696 U CN210605696 U CN 210605696U CN 201922025279 U CN201922025279 U CN 201922025279U CN 210605696 U CN210605696 U CN 210605696U
- Authority
- CN
- China
- Prior art keywords
- interface
- usb
- resistance
- triode
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Landscapes
- Information Transfer Systems (AREA)
Abstract
The utility model discloses a circuit of OTG function is realized with USBType-A interface, including USBType-A interface, triode Q1, resistance R1, resistance R2 and CPU chip, USBType-A interface has ID detection pin, and USBType-A interface input USB ID incoming signal is to triode Q1's base, and triode Q1's base is connecting resistance R1 still, and resistance R1's other end connecting resistance R2 and power VCC, and triode Q1's collecting electrode is connected to resistance R2's the other end and the inside USB of CPU chip receives the interface, the utility model discloses after reforming transform based on Type-A USB connector, can compatible current Type-A interface USB equipment; the USB ID inversion circuit is simple in logic and convenient for large-scale production.
Description
Technical Field
The utility model relates to a USB technical field specifically is a circuit that realizes the OTG function with USBType-A interface.
Background
Among current electronic product transmission interfaces, USB is a very common form of interface. Products with USB interfaces generally have two working modes, wherein one mode is a common main mode, namely a Host mode; the other is an adaptive master-slave mode, i.e., OTG mode.
At present, a platform device working in a USB Host mode generally adopts a USB Type-A interface and only has 4 electrical pins; the USB OTG function mode generally adopts a 5pin MicroUSB interface because an ID pin is needed for mode identification, and the default of the OTG connection method is that the interior of a CPU is pulled up, and the interface is externally embodied as a Device mode. This definition and method of use has certain use scenario drawbacks:
when a developer wants to use a USB Type-A interface for a product, the developer defaults to work in a Host mode and can switch to a Device mode when the mode needs to be switched, the developer encounters trouble.
1. The common Type-A interface is 4-pin without USB ID identification pin, thus the mode identification can not be realized.
2. Even if a Micro USB 5-pin interface is used, a general CPU platform USB ID pin identifies that the interior of a CPU is pulled up, the default mode can only be a Device mode, and the requirement of the default working Host state cannot be met.
SUMMERY OF THE UTILITY MODEL
An object of the utility model is to provide a circuit of OTG function is realized with USBType-A interface to solve the problem that proposes in the above-mentioned background art.
In order to achieve the above object, the utility model provides a following technical scheme:
the utility model provides a circuit of OTG function is realized with USType-A interface, includes USType-A interface, triode Q1, resistance R1, resistance R2 and CPU chip, USType-A interface has the ID and detects the pin, USBID input signal is imported to triode Q1's base to USType-A interface, and triode Q1's base is connecting resistance R1 still, resistance R1's other end connecting resistance R2 and power VCC, and triode Q1's collecting electrode is connected to resistance R2's the other end and the inside USB of CPU chip receives the interface.
As a further aspect of the present invention: and a pull-up resistor is also arranged in the CPU and connected to the USB receiving interface.
As a further aspect of the present invention: the emitter of the transistor Q1 is grounded.
As a further aspect of the present invention: the transistor Q1 is an NPN transistor.
As a further aspect of the present invention: the USB Type-A interface is provided with an ID detection pin.
Compared with the prior art, the beneficial effects of the utility model are that: the utility model discloses after improving based on Type-A USB connector, can be compatible current Type-A interface USB equipment; the USB ID inversion circuit is simple in logic and convenient for large-scale production.
Drawings
FIG. 1 is a diagram of a conventional USB ID pin control logic circuit.
FIG. 2 is a diagram showing the structure of a Type-A connector terminal with ID pin detection.
FIG. 3 is a circuit diagram of the logic inversion through R1, R2, Q3 after the USB ID pin is input.
In fig. 2: 1-ID detect pin.
Detailed Description
The technical solutions in the embodiments of the present invention will be described clearly and completely with reference to the accompanying drawings in the embodiments of the present invention, and it is obvious that the described embodiments are only some embodiments of the present invention, not all embodiments. Based on the embodiments in the present invention, all other embodiments obtained by a person skilled in the art without creative work belong to the protection scope of the present invention.
Referring to fig. 1-3, example 1: the embodiment of the utility model provides an in, a circuit of OTG function is realized with USBType-A interface, including USBType-A interface, triode Q1, resistance R1, resistance R2 and CPU chip, USBType-A interface has ID detection pin, and USBType-A interface input USB ID incoming signal is to triode Q1's base, and connecting resistance R1 is still gone back to triode Q1's base, resistance R1's other end connecting resistance R2 and power VCC, and triode Q1's collecting electrode is connected to resistance R2's the other end and the inside USB of CPU chip receives the interface.
When a common Device (such as a USB disk) is accessed, the ID signal input is suspended, in fig. 3, a is under the action of R1, a is pulled up, B is low after Q1 and R2, that is, a low level signal is received by the CPU USB OTG pin, it is determined that the Device is in the Host mode, and the external Device can normally operate.
When a program upgrade is required for a class of applications, the USB needs to be able to switch to Device mode. Through the extra ID detection pin after the Type-A transformation, the ID pin is pulled to be in a low level, namely, the A position is in a low level, after the R1, the R2 and the Q1, the B position is inverted to be in a high level, namely, the CPU detects that the B position is in a high level, the working mode can be switched to be a Device mode, and the application of upgrading programs can be realized.
It is obvious to a person skilled in the art that the invention is not restricted to details of the above-described exemplary embodiments, but that it can be implemented in other specific forms without departing from the spirit or essential characteristics of the invention. The present embodiments are therefore to be considered in all respects as illustrative and not restrictive, the scope of the invention being indicated by the appended claims rather than by the foregoing description, and all changes which come within the meaning and range of equivalency of the claims are therefore intended to be embraced therein. Any reference sign in a claim should not be construed as limiting the claim concerned.
Furthermore, it should be understood that although the present description refers to embodiments, not every embodiment may contain only a single embodiment, and such description is for clarity only, and those skilled in the art should integrate the description, and the embodiments may be combined as appropriate to form other embodiments understood by those skilled in the art.
Claims (5)
1. The utility model provides a circuit of OTG function is realized with USBType-A interface, includes USBType-A interface, triode Q1, resistance R1, resistance R2 and CPU chip, a serial communication port, USBType-A interface input USB ID incoming signal is to triode Q1's base, and triode Q1's base is connecting resistance R1 still, and resistance R1's other end connecting resistance R2 and power VCC, the inside USB of CPU chip is received to triode Q1's collecting electrode is connected to resistance R2's the other end.
2. The circuit for realizing the OTG function by using the USB Type-A interface according to claim 1, wherein a pull-up resistor is further arranged inside the CPU, and the pull-up resistor is connected to the USB receiving interface.
3. The circuit of claim 2, wherein the emitter of the transistor Q1 is grounded.
4. The circuit of claim 1, wherein the transistor Q1 is an NPN transistor, and the transistor Q1 is a USB Type-a interface.
5. The circuit of claim 1, wherein the USB Type-a interface has an ID detection pin.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201922025279.XU CN210605696U (en) | 2019-11-21 | 2019-11-21 | Circuit for realizing OTG function by USB Type-A interface |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201922025279.XU CN210605696U (en) | 2019-11-21 | 2019-11-21 | Circuit for realizing OTG function by USB Type-A interface |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN210605696U true CN210605696U (en) | 2020-05-22 |
Family
ID=70690082
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201922025279.XU Active CN210605696U (en) | 2019-11-21 | 2019-11-21 | Circuit for realizing OTG function by USB Type-A interface |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN210605696U (en) |
-
2019
- 2019-11-21 CN CN201922025279.XU patent/CN210605696U/en active Active
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP3149832B1 (en) | Baseband pd communication over usb standard a connector | |
| CN203224819U (en) | Mainboard | |
| CN102724339A (en) | UART serial port and USB interface shared circuit and mobile phone | |
| CN204577794U (en) | There is the expanding device of USB Type-C connector | |
| CN103561369A (en) | Usb interface circuit and electronic equipment | |
| CN105868140A (en) | A mobile apparatus | |
| CN212112455U (en) | Type-c interface circuit, chip and electronic equipment | |
| CN105510762B (en) | The test method of intelligence test circuit for USB TYPE-C wire rod | |
| CN204155267U (en) | A kind of OTG usb circuit | |
| CN109478174B (en) | Switch for reversible interface | |
| CN210605696U (en) | Circuit for realizing OTG function by USB Type-A interface | |
| CN210006035U (en) | USB and OTG function switching control circuit, device and mobile terminal | |
| CN110716891B (en) | Forced downloading method, circuit, terminal equipment and data line | |
| CN103311766A (en) | Mobile equipment switching device and working mode switching method thereof | |
| CN204856476U (en) | Interface arrangement and connecting device | |
| CN112821156B (en) | Electronic tags chip and TYPE-C data line | |
| CN211208842U (en) | USB3.0 data line, interface module and terminal equipment | |
| CN209297282U (en) | A kind of device for supporting mobile phone and PC to switch | |
| CN111108654B (en) | Data line | |
| CN203760209U (en) | MHL cable and MHL cable hot plug detecting system | |
| CN204928796U (en) | USB interface circuit and electronic equipment | |
| CN202817262U (en) | Front USB input end and output end connection structure in personal computer | |
| CN216118769U (en) | Type-C interface circuit and intelligent terminal equipment with same | |
| CN105005541A (en) | Circuit and method for multiplexing universal serial bus (USB) and PS/2 interfaces on computer | |
| CN205193738U (en) | Support PS2 and USB double nip keyboard of special function key |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GR01 | Patent grant | ||
| GR01 | Patent grant |