CN210534560U - Switching value input circuit and intelligent electronic equipment - Google Patents

Switching value input circuit and intelligent electronic equipment Download PDF

Info

Publication number
CN210534560U
CN210534560U CN201921818721.8U CN201921818721U CN210534560U CN 210534560 U CN210534560 U CN 210534560U CN 201921818721 U CN201921818721 U CN 201921818721U CN 210534560 U CN210534560 U CN 210534560U
Authority
CN
China
Prior art keywords
input
switching value
circuit
logic element
output end
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201921818721.8U
Other languages
Chinese (zh)
Inventor
杨晓平
姚东晓
白云飞
李潇
赵艳茹
吴彦维
楚遵方
马小婷
陈晶茹
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
China XD Electric Co Ltd
Xian XD Power Systems Co Ltd
Original Assignee
China XD Electric Co Ltd
Xian XD Power Systems Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by China XD Electric Co Ltd, Xian XD Power Systems Co Ltd filed Critical China XD Electric Co Ltd
Priority to CN201921818721.8U priority Critical patent/CN210534560U/en
Application granted granted Critical
Publication of CN210534560U publication Critical patent/CN210534560U/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Abstract

The utility model provides a switching value input circuit and intelligent electronic equipment, wherein, this switching value input circuit includes: a plurality of switching value self-checking input channels and OR gate logic elements; the switching value self-checking input channel comprises: two open loops and an exclusive or logic element; the output end of one open loop is connected with the first input end of the exclusive-or logic element, and the output end is also used as the output end of the switching value self-checking input channel; the output end of the other open loop is connected with the second input end of the exclusive-or logic element; the output end of the exclusive-OR logic element of each switching value self-checking input channel is respectively connected with a plurality of input ends of the OR gate logic element; the output end of the OR gate logic element is used as the self-checking output end of the switching value input loop, wherein the self-checking function is realized by utilizing the cooperation of the XOR logic element, the OR gate logic element and the two open-in loops, detection pulses do not need to be injected, and the time overhead is reduced.

Description

Switching value input circuit and intelligent electronic equipment
Technical Field
The utility model relates to an electronic circuit field especially relates to a switching value input circuit and intelligent electronic equipment.
Background
The protection of each voltage level transformer substation, measurement and control system are used to the transformer substation's of intelligent electronic equipment wide application, are the essential subassembly of transformer substation relay protection and automatic monitored control system, contain: switching value input circuit, arithmetic unit, output circuit, communication circuit, etc.
In the existing switching value input circuit, an external switching value input signal drives a photoelectric isolation element after being subjected to anti-interference and level matching processing, and the photoelectric isolation signal is input into a controller to participate in logic judgment. Due to the fact that the open-loop circuit has no self-checking function, when a certain element in the open-loop circuit is in fault, the open-loop circuit works abnormally or wrongly, and the wrong state is output to the controller to participate in logic judgment, so that the controller judges wrongly, and the controller always considers that the open-loop circuit is correct.
In order to solve the above technical problems, a self-checking circuit for a switching value input circuit based on a pulse injection method is provided in the prior art, as shown in fig. 1, a peak self-checking pulse is generated by an IO pin control of a CPU, injected into the switching value input circuit, and collected and judged by an ADC analog-to-digital conversion pin of the CPU after passing through an optical coupler; an IO pin of the CPU is connected with an input end of the optical coupler, an output end of the optical coupler is connected with an input end of the optical MOS tube, a source electrode of the optical MOS tube is connected with a common anode of a power supply, a drain electrode of the optical MOS tube is connected with one end of the safety capacitor, and the other end of the safety capacitor is connected with the switching value input loop; after the peak self-checking pulse signal generated by the drive of the IO pin of the CPU is injected into the switching value input loop, the ADC analog-to-digital conversion pin of the CPU acquires the waveform of the secondary side of the optical coupler, and processes, analyzes and compares the waveform, thereby realizing the self-checking judgment on the integrity of the switching value input loop; the self-checking mode can be applied when the open signal is in any state, and the self-checking loop has extremely high isolation capability and reliability.
However, in the above technical solution, since the pulse injection circuit is adopted, the detection pulse needs to be injected into the open loop at regular time, and the open signal is detected by AD sampling, all of which need the controller to participate, and when the number of the switching value input channels is large, the time overhead of the controller is inevitably increased.
SUMMERY OF THE UTILITY MODEL
To the problem among the prior art, the utility model provides a switching value input circuit and intelligent electronic equipment can solve the problem that exists among the prior art at least partially.
In order to achieve the above purpose, the utility model adopts the following technical scheme:
in a first aspect, a switching value input circuit is provided, including: a plurality of switching value self-checking input channels and OR gate logic elements;
the switching value self-checking input channel comprises: two open loops and an exclusive or logic element;
the output end of one open loop is connected with the first input end of the exclusive-or logic element, and the output end is also used as the output end of the switching value self-checking input channel;
the output end of the other open loop is connected with the second input end of the exclusive-or logic element;
the output end of the exclusive-OR logic element of each switching value self-checking input channel is respectively connected with a plurality of input ends of the OR gate logic element; the output end of the OR gate logic element is used as the self-checking output end of the switching value input loop.
Further, the switching value self-checking input channel further comprises: an anti-jamming circuit;
the input end of the anti-interference circuit is used as the input end of the switching value self-checking input channel, and the output end of the anti-interference circuit is connected with the input ends of the two open-in loops.
Further, the input of this anti jamming circuit and the input of this circuit of opening into are differential input, and this anti jamming circuit includes: a capacitor, a magnetic bead and a bidirectional transient suppression diode;
one end of the capacitor is connected with a positive phase input end of a differential input end of the anti-jamming circuit and one end of the magnetic bead, the other end of the capacitor is connected with an inverted phase input end of the differential input end of the anti-jamming circuit, one end of the bidirectional transient suppression diode and the positive phase input end of the differential input end of the open circuit, and the other end of the magnetic bead is connected with the other end of the bidirectional transient suppression diode and the inverted phase input end of the differential input end of the open circuit.
Further, the open circuit includes: the photoelectric isolation device comprises a filter circuit, a photoelectric isolation device and a pull-up resistor;
the input end of the filter circuit is connected with the output end of the anti-interference circuit, the output end of the filter circuit is connected with the input end of the photoelectric isolation device, the output end of the photoelectric isolation device is connected with one end of the pull-up resistor and the input end of the XOR logic element, and the other end of the pull-up resistor is connected with the power supply.
Further, the filter circuit includes: the current limiting resistor, the voltage dividing resistor, the filter capacitor and the freewheeling diode;
the other end of the voltage-dividing resistor, the other end of the filter capacitor, the negative pole of the fly-wheel diode and the second input end of the photoelectric isolation element are all connected to the connecting ends of the capacitor and the bidirectional transient suppression diode.
Further, the switching value self-checking input channel further comprises: a debounce circuit;
the debounce circuit is coupled between the output of the exclusive-or logic element and the input of the or gate logic element.
Further, the debounce circuit comprises: a jitter elimination capacitor;
one end of the jitter elimination capacitor is connected between the output end of the exclusive-or logic element and the input end of the or gate logic element, and the other end of the jitter elimination capacitor is grounded.
In a second aspect, an intelligent electronic device is provided, which includes the switching value input circuit as described above.
The utility model provides a switching value input circuit and intelligent electronic equipment, wherein, this switching value input circuit includes: a plurality of switching value self-checking input channels and OR gate logic elements; the switching value self-checking input channel comprises: two open loops and an exclusive or logic element; the output end of one open loop is connected with the first input end of the exclusive-or logic element, and the output end is also used as the output end of the switching value self-checking input channel; the output end of the other open loop is connected with the second input end of the exclusive-or logic element; the output end of the exclusive-OR logic element of each switching value self-checking input channel is respectively connected with a plurality of input ends of the OR gate logic element; the output end of the OR gate logic element is used as the self-checking output end of the switching value input loop, wherein the XOR logic element is used for comparing whether signals of two open loops are the same or not, then the OR gate logic element is used for finding out whether the signals of the two open loops are different or not in a plurality of open light quantity self-checking input channels, and the signals and the switching value input signals are sent to an external circuit together, so that the external circuit can judge whether the switching value input signals are wrong or not based on the signals when processing the switching value input signals, thereby realizing the self-checking function, and realizing the self-checking function only occupying one path of signals of the external circuit without injecting detection pulses, thereby reducing the time overhead, circuit complexity and hardware cost of the external circuit.
In order to make the aforementioned and other objects, features and advantages of the present invention comprehensible, preferred embodiments accompanied with figures are described in detail below.
Drawings
In order to more clearly illustrate the embodiments of the present application or the technical solutions in the prior art, the drawings needed to be used in the description of the embodiments or the prior art will be briefly introduced below, and it is obvious that the drawings in the following description are some embodiments of the present application, and it is obvious for those skilled in the art to obtain other drawings based on these drawings without creative efforts. In the drawings:
fig. 1 is a circuit diagram of a self-checking circuit of a switching value input circuit based on a pulse injection method in the prior art;
fig. 2 is a first block diagram of the switching value input circuit according to the embodiment of the present invention;
fig. 3 is a block diagram of a switching value input circuit according to an embodiment of the present invention;
fig. 4 is a circuit diagram of a switching value input circuit according to an embodiment of the present invention;
fig. 5 is a circuit diagram of an intelligent electronic device according to an embodiment of the present invention;
Detailed Description
In order to make the technical solutions better understood by those skilled in the art, the technical solutions in the embodiments of the present application will be clearly and completely described below with reference to the drawings in the embodiments of the present application, and it is obvious that the described embodiments are only partial embodiments of the present application, but not all embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present application.
The detailed features and advantages of the present invention are described in detail in the following embodiments, which are sufficient for anyone skilled in the art to understand the technical content of the present invention and to implement the present invention, and the related objects and advantages of the present invention can be easily understood by anyone skilled in the art according to the disclosure of the present specification, the claims and the drawings. The following examples further illustrate the aspects of the present invention in detail, but do not limit the scope of the present invention in any way.
It should be noted that the embodiments and features of the embodiments in the present application may be combined with each other without conflict. The present application will be described in detail below with reference to the embodiments with reference to the attached drawings.
Fig. 2 is a first block diagram of the switching value input circuit according to the embodiment of the present invention. As shown in fig. 2, the switching value input circuit includes: switching value self-test input channels 1-N and OR gate logic element 100. The structures of the switching value self-test input channels are the same, and the switching value self-test input channel 1 is taken as an example to explain the structure of the switching value self-test input channel.
The switching value self-checking input channel 1 includes: open loop 10 and open loop 20, exclusive or logic element 30.
The input of open-loop circuit 10 and open-loop circuit 20 are both the input switching value of switching value self-checking input channel 1, the output end of open-loop circuit 10 is connected to the first input end of exclusive-or logic element 30, and the output end of open-loop circuit 10 is also used as the output end of switching value self-checking input channel 1 for outputting the output signal of switching value self-checking input channel 1.
The output end of the open loop 20 is connected with a second input end of the exclusive-or logic element 30;
specifically, the input signals of the open circuit 10 and the open circuit 20 are the same, and the output signals should also be the same, and if there is a fault that the output is always at a high level due to open circuit disconnection (including resistance blow, cold solder, etc.) in the open circuit 10, or the output is always at a low level due to breakdown of the output of the optoelectronic isolation element, the output signals will have a problem, at this time, the output signals of the open circuit 10 and the open circuit 20 are subjected to an exclusive or logic operation, and when the two are the same, a logic 0 is output, and when the two are different, a logic 1 is output, so as to identify whether the open circuit 10 has a fault.
In addition, the output end of the open-circuit 10 is also used as the output end of the switching value self-checking input channel 1 and is used for outputting the output signal of the switching value self-checking input channel 1, and the normal operation of the switching value input circuit is not delayed.
The output end of the exclusive-OR logic element of each switching value self-checking input channel is respectively connected with a plurality of input ends of the OR gate logic element; and the output end of the OR gate logic element is used as a self-checking output end of the switching value input loop.
The or gate logic element performs or operation on the output signals of the xor logic elements of the switching value self-detection input channels, and as long as one of the xor logic elements of the switching value self-detection input channels outputs a logic 1 (namely, the output of two input loops in the switching value self-detection input channels is different), the or gate logic element outputs the logic 1 to alarm, so that a subsequent circuit can know that at least one switching value self-detection input channel in the switching value input loops is abnormal.
It should be noted that the switching value input signal and the output signal of each channel are both a high level (e.g., a 24V, 110V, 220V level signal) or a low level, which may be understood as 1 or 0, the output of the xor logic element is also a high level or a low level, which may be understood as 1 or 0, and the output of the or gate logic element is also a high level or a low level, which may be understood as 1 or 0.
To sum up, the embodiment of the present invention provides a switching value input circuit, which utilizes an xor logic element to compare whether two signals of two open circuits are the same, then utilizes an or gate logic element to find out whether two signals of two open circuits are different in a plurality of open light self-checking input channels, and sends the signals and the switching value input signals to an external circuit, so that the external circuit can judge whether the switching value input signals have errors based on the signals when processing the switching value input signals, thereby implementing the self-checking function, and only occupies one signal of the external circuit, and does not need to inject a detection pulse, thereby reducing the time overhead, circuit complexity and hardware cost of the external circuit, detecting open circuit disconnection and breakdown failure, and notifying a CPU plug-in through an IO pin, and reducing the influence of the self-checking on the controller load, the output error caused by the fault of the open-in loop of the intelligent electronic equipment is overcome, and the open-in loop self-checking function is realized.
Fig. 3 is a block diagram of a switching value input circuit according to an embodiment of the present invention; as shown in fig. 3, the switching value self-checking input channel of the switching value input circuit further includes: and a jamming circuit 40.
The input end of the anti-jamming circuit 40 is used as the input end of the switching value self-checking input channel, and is used for receiving the switching value input signal of the switching value self-checking input channel, and the output end is connected with the input ends of the two open loops, and is used for inputting the received switching value input signal into the two open loops.
After the switching value input signal is processed by the anti-interference circuit, the influence of high-frequency interference can be eliminated or weakened, and meanwhile, the effect of protecting rear electronic devices is achieved.
In an alternative embodiment, referring to fig. 4, the immunity circuit and the input of the open loop are differential inputs, and the immunity circuit 40 includes: a safety capacitor C1, a magnetic bead B1 and a bidirectional transient suppression diode D1;
one end of the safety capacitor C1 is connected to the positive input terminal of the differential input terminal of the anti-interference circuit and one end of the magnetic bead B1, the other end is connected to the negative input terminal of the differential input terminal of the anti-interference circuit, one end of the bidirectional transient suppression diode D1 and the non-inverting input terminal of the differential input terminal of the open-loop circuit 10, and the other end of the magnetic bead B1 is connected to the other end of the bidirectional transient suppression diode D1 and the inverting input terminal of the differential input terminal of the open-loop circuit 10.
By adopting the anti-interference circuit structure, the anti-interference effect can be improved on the premise of the minimum number of elements, and the precision of the switching value input loop is further improved.
In an alternative embodiment, with continued reference to fig. 4, the open circuit 10 includes: the filter circuit 60, the photoelectric isolation device Q1 and the pull-up resistor R3;
the input end of the filter circuit 60 is connected to the output end of the anti-jamming circuit 40, the output end of the filter circuit is connected to the input end of the photoelectric isolation device Q1, the photoelectric isolation device Q1 is grounded, the output end of the photoelectric isolation device Q1 is connected to one end of the pull-up resistor R3 and the switching value output end serving as the switching value self-checking input channel, so as to output the switching value OUT _1, the output end of the photoelectric isolation device Q1 is connected to one of the input ends of the xor logic element U1, and the other end of the pull-up resistor R3 is connected to the power VCC.
It should be noted that the components of the other open loop 20 in the switch value self-checking input channel are identical to those of the open loop 10, except that the output terminal of the optoelectronic isolation device of the other open loop 20 is connected to one terminal of the pull-up resistor and the other input terminal of the exclusive-or logic element U1.
The output signal of the preceding stage anti-interference circuit is used as the input of the following filter circuit. The filter circuit controls the steady-state current of the photoelectric isolation device when the input is effective by selecting a proper current-limiting and voltage-dividing resistor according to the electrical parameters of the photoelectric isolation device, so that the photoelectric isolation device is reliably conducted and is in a safe working range; the capacitor C2 is combined with the pre-stage resistor for filtering the middle and low frequency interference signals, and has the function of open-loop jitter elimination. The photoelectric isolation device isolates an external input electric signal from an internal circuit system of the device, and prevents an external interference signal from directly transmitting to the internal circuit to influence the normal and safe work of the internal circuit.
In a further embodiment, with continued reference to fig. 4, the filter circuit 60 may include: a current limiting resistor R1, a voltage dividing resistor R2, a filter capacitor C2 and a freewheeling diode D2.
One end of a current limiting resistor R1 is connected with the connection end of the magnetic bead B1 and the bidirectional transient suppression diode D1, the other end of the current limiting resistor R1 is connected with one end of a voltage dividing resistor R2, one end of a filter capacitor C2, the anode of the freewheeling diode D2 and the first input end of the photoelectric isolation element Q1, and the other end of the voltage dividing resistor R2, the other end of the filter capacitor C2, the cathode of the freewheeling diode D2 and the second input end of the photoelectric isolation element Q1 are connected with the connection ends of the safety regulation capacitor C1 and the bidirectional transient suppression diode D1.
By adopting the filter circuit, the number of devices can be reduced, and the filtering efficiency can be improved.
It is noted that the optoelectronic isolation element is implemented using a TLP521 optical coupler.
In an alternative embodiment, with continued reference to fig. 4, the switching value self-test input channel further comprises: an anti-jitter circuit 50;
the jitter cancellation circuit 50 is connected between the output of the exclusive or logic element 30 and the input of the or gate logic element 100, and is used for canceling jitter, thereby further improving signal accuracy.
In a further embodiment, the debounce circuit 50 comprises: a jitter elimination capacitor; the jitter elimination capacitor has one end connected between the output end of the exclusive-or logic element U1 and the input end of the or gate logic element U2, and the other end connected to ground.
Fig. 5 is a circuit diagram of an embodiment of the present invention. As shown in fig. 5, the smart electronic device includes an access card for carrying the switching value input circuit, and a controller U3.
The switching board card is provided with two switching loops for each switching value self-checking input channel, the two switching loops are completely independent except sharing an anti-interference circuit, output by an independent photoelectric isolation element, and subjected to XOR logic operation and capacitance jitter elimination processing to perform OR logic operation with the output of other switching value self-checking input channels, and output a total error state. Each access board card outputs a total error state to the controller for logic judgment.
When any open-in loop has a fault, the controller can be informed by setting ErrorAll bits, and the controller can open out related fault information through communication or alarm to inform an operator to process.
The XOR logic element inputs two preceding-stage homologous open-in signals, and after XOR operation, if the two input signals are the same, the output is 0, which indicates no fault; otherwise the output is 1, indicating a fault. The OR gate logic element collects the detection results of all the XOR logic elements, when any one of the paths is opened and abnormal, the OR gate logic element outputs an error detection signal (1) to the controller and informs the controller to alarm; the OR gate logic element will output a detection normal signal (0) only when all the open loops of the open circuit card have no problem.
To sum up, the embodiment of the utility model provides an intelligent electronic equipment can open into the passageway to the monoblock and detect, and arbitrary passageway breaks down and all can exports fault information, and it is less to occupy the controller resource, and fault information output only occupies 1 IO input channel of controller, saves the controller resource.
The open-circuit disconnection fault and the optocoupler breakdown fault can be detected, and the open-circuit disconnection fault detection method can be used for occasions with high requirements on open-circuit reliability.
The components and parts that the scheme relates all can adopt low-cost little encapsulation components and parts, and it is little to occupy the circuit board space, and easily PCB laying out wiring realizes with low costs.
The present invention has been explained by using specific embodiments, and the explanation of the above embodiments is only used to help understand the method and the core idea of the present invention; meanwhile, for the general technical personnel in the field, according to the idea of the present invention, there are changes in the specific implementation and application scope, to sum up, the content of the present specification should not be understood as the limitation of the present invention.
It should also be noted that the terms "comprises," "comprising," or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process, method, article, or apparatus. Without further limitation, an element defined by the phrase "comprising an … …" does not exclude the presence of other like elements in a process, method, article, or apparatus that comprises the element.
The embodiments in the present specification are described in a progressive manner, and the same and similar parts among the embodiments are referred to each other, and each embodiment focuses on the differences from the other embodiments. In particular, for the system embodiment, since it is substantially similar to the method embodiment, the description is simple, and for the relevant points, reference may be made to the partial description of the method embodiment.
The above description is only a preferred embodiment of the present invention, and is not intended to limit the present invention in any way, and although the present invention has been disclosed with reference to the above preferred embodiment, it is not intended to limit the present invention, and any person skilled in the art can make modifications or changes equivalent to the above disclosed technical content without departing from the scope of the present invention, but all simple modifications, equivalent changes and modifications made to the above embodiments according to the technical spirit of the present invention still fall within the scope of the technical solution of the present invention.

Claims (8)

1. A switching value input circuit, comprising: a plurality of switching value self-checking input channels and OR gate logic elements;
the switching value self-checking input channel comprises: two open loops and an exclusive or logic element;
the output end of one open loop is connected with the first input end of the exclusive-or logic element, and the output end is also used as the output end of the switching value self-checking input channel;
the output end of the other open loop is connected with the second input end of the exclusive-or logic element;
the output end of the exclusive-OR logic element of each switching value self-checking input channel is respectively connected with a plurality of input ends of the OR gate logic element; and the output end of the OR gate logic element is used as a self-checking output end of the switching value input loop.
2. The switching value input circuit according to claim 1, wherein the switching value self-test input channel further comprises: an anti-jamming circuit;
the input end of the anti-interference circuit is used as the input end of the switching value self-checking input channel, and the output end of the anti-interference circuit is connected with the input ends of the two open-in loops.
3. The switching value input circuit of claim 2, wherein the input of the immunity circuit and the input of the open circuit are both differential inputs, the immunity circuit comprising: a capacitor, a magnetic bead and a bidirectional transient suppression diode;
one end of the capacitor is connected with a positive phase input end of a differential input end of the anti-jamming circuit and one end of the magnetic bead, the other end of the capacitor is connected with an inverse phase input end of the differential input end of the anti-jamming circuit, one end of the bidirectional transient suppression diode and the positive phase input end of the differential input end of the open-in loop, and the other end of the magnetic bead is connected with the other end of the bidirectional transient suppression diode and the inverse phase input end of the differential input end of the open-in loop.
4. The switching value input circuit according to claim 3, wherein the open circuit comprises: the photoelectric isolation device comprises a filter circuit, a photoelectric isolation device and a pull-up resistor;
the input end of the filter circuit is connected with the output end of the anti-interference circuit, the output end of the filter circuit is connected with the input end of the photoelectric isolation device, the output end of the photoelectric isolation device is connected with one end of the pull-up resistor and the input end of the XOR logic element, and the other end of the pull-up resistor is connected with the power supply.
5. The switching value input circuit according to claim 4, wherein the filter circuit comprises: the current limiting resistor, the voltage dividing resistor, the filter capacitor and the freewheeling diode;
one end of the current limiting resistor is connected with the connection end of the magnetic bead and the bidirectional transient suppression diode, the other end of the current limiting resistor is connected with one end of the divider resistor, one end of the filter capacitor, the anode of the fly-wheel diode and the first input end of the photoelectric isolation element, and the other end of the divider resistor, the other end of the filter capacitor, the cathode of the fly-wheel diode and the second input end of the photoelectric isolation element are all connected to the connection end of the capacitor and the bidirectional transient suppression diode.
6. The switching value input circuit according to claim 1, wherein the switching value self-test input channel further comprises: a debounce circuit;
the debounce circuit is coupled between the output of the exclusive or logic element and the input of the or gate logic element.
7. The switching value input circuit according to claim 6, wherein the debounce circuit comprises: a jitter elimination capacitor;
and one end of the jitter elimination capacitor is connected between the output end of the exclusive-OR logic element and the input end of the OR gate logic element, and the other end of the jitter elimination capacitor is grounded.
8. An intelligent electronic device, comprising the switching value input circuit according to any one of claims 1 to 7.
CN201921818721.8U 2019-10-28 2019-10-28 Switching value input circuit and intelligent electronic equipment Active CN210534560U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201921818721.8U CN210534560U (en) 2019-10-28 2019-10-28 Switching value input circuit and intelligent electronic equipment

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201921818721.8U CN210534560U (en) 2019-10-28 2019-10-28 Switching value input circuit and intelligent electronic equipment

Publications (1)

Publication Number Publication Date
CN210534560U true CN210534560U (en) 2020-05-15

Family

ID=70608132

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201921818721.8U Active CN210534560U (en) 2019-10-28 2019-10-28 Switching value input circuit and intelligent electronic equipment

Country Status (1)

Country Link
CN (1) CN210534560U (en)

Similar Documents

Publication Publication Date Title
CN110024245B (en) Method for controlling a facility allowing the transmission of direct current in a network while protecting said network from short-circuit faults
CN1390376B (en) Improved restraint-type differential relay
RU2469342C1 (en) Method and apparatus for controlling secondary circuit measuring transformer in electric power system
CN102280862B (en) Frequency converter input/output reverse connection detection protection method and device
CN208969184U (en) A kind of electric-leakage detection circuit, device and distribution box
CN107069668B (en) Frequency converter fault protection device and frequency converter
CN208207183U (en) High-voltage interlocking detection circuit and electric car
CN103399252B (en) The pick-up unit of port grafting and detection method
CN100420114C (en) Anti-TA transient imbalance differential protection for generator
CN108718077A (en) A kind of high-pressure thyristor triggering control and state monitoring apparatus and its application process
CN105929220A (en) Over-current detection circuit
CN210534560U (en) Switching value input circuit and intelligent electronic equipment
CN103529281A (en) Voltage detection circuit with functions of complete coverage and real-time self-diagnosis, electronic equipment and automobile
CN106200508B (en) A kind of interlock protection control circuit
US9170568B1 (en) Fail-safe static switch
CN111952941B (en) Self-adaptive pilot protection method for direct-current power grid
CN113311357A (en) Alternating-current charging stake short circuit detection circuitry
CN110579647B (en) Control protection system with insulation monitoring and active prevention functions
CN211127104U (en) Circuit breaker
CN110444444A (en) Drive the circuit of contactor
CN205429688U (en) Track traffic safety door electromagnetic lock short -circuit protection circuit and system
CN108318834A (en) communication power supply detection circuit based on comparator
SU1156213A1 (en) Rectifier with protection against short-circuit currents
CN212905371U (en) Short circuit detection circuit of safety loop to ground wire
CN113472222B (en) Complementary pulse control method for thyristor

Legal Events

Date Code Title Description
GR01 Patent grant
GR01 Patent grant